{"id":"https://openalex.org/W2112843419","doi":"https://doi.org/10.1109/iccd.2002.1106820","title":"A design methodology for application-specific real-time interfaces","display_name":"A design methodology for application-specific real-time interfaces","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W2112843419","doi":"https://doi.org/10.1109/iccd.2002.1106820","mag":"2112843419"},"language":"en","primary_location":{"id":"doi:10.1109/iccd.2002.1106820","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2002.1106820","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. IEEE International Conference on Computer Design: VLSI in Computers and Processors","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5073601729","display_name":"S. Ihmor","orcid":null},"institutions":[{"id":"https://openalex.org/I206945453","display_name":"Paderborn University","ror":"https://ror.org/058kzsd48","country_code":"DE","type":"education","lineage":["https://openalex.org/I206945453"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"S. Ihmor","raw_affiliation_strings":["Informatik-und Prozess Labor IPL, Paderborn University, Germany","Informatik- und Prozess Labor, Paderborn Univ., Germany"],"affiliations":[{"raw_affiliation_string":"Informatik-und Prozess Labor IPL, Paderborn University, Germany","institution_ids":["https://openalex.org/I206945453"]},{"raw_affiliation_string":"Informatik- und Prozess Labor, Paderborn Univ., Germany","institution_ids":["https://openalex.org/I206945453"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036189309","display_name":"Markus Visarius","orcid":null},"institutions":[{"id":"https://openalex.org/I206945453","display_name":"Paderborn University","ror":"https://ror.org/058kzsd48","country_code":"DE","type":"education","lineage":["https://openalex.org/I206945453"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"M. Visarius","raw_affiliation_strings":["Informatik-und Prozess Labor IPL, Paderborn University, Germany","Informatik- und Prozess Labor, Paderborn Univ., Germany"],"affiliations":[{"raw_affiliation_string":"Informatik-und Prozess Labor IPL, Paderborn University, Germany","institution_ids":["https://openalex.org/I206945453"]},{"raw_affiliation_string":"Informatik- und Prozess Labor, Paderborn Univ., Germany","institution_ids":["https://openalex.org/I206945453"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5010604441","display_name":"Wolf\u2010Dietrich Hardt","orcid":"https://orcid.org/0000-0002-9892-6420"},"institutions":[{"id":"https://openalex.org/I206945453","display_name":"Paderborn University","ror":"https://ror.org/058kzsd48","country_code":"DE","type":"education","lineage":["https://openalex.org/I206945453"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"W. Hardt","raw_affiliation_strings":["Informatik-und Prozess Labor IPL, Paderborn University, Germany","Informatik- und Prozess Labor, Paderborn Univ., Germany"],"affiliations":[{"raw_affiliation_string":"Informatik-und Prozess Labor IPL, Paderborn University, Germany","institution_ids":["https://openalex.org/I206945453"]},{"raw_affiliation_string":"Informatik- und Prozess Labor, Paderborn Univ., Germany","institution_ids":["https://openalex.org/I206945453"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5073601729"],"corresponding_institution_ids":["https://openalex.org/I206945453"],"apc_list":null,"apc_paid":null,"fwci":1.2367,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.80366492,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"500","last_page":"505"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11450","display_name":"Model-Driven Software Engineering Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7898333072662354},{"id":"https://openalex.org/keywords/electronic-system-level-design-and-verification","display_name":"Electronic system-level design and verification","score":0.5488000512123108},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.4948398470878601},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4895097017288208},{"id":"https://openalex.org/keywords/unified-modeling-language","display_name":"Unified Modeling Language","score":0.48402827978134155},{"id":"https://openalex.org/keywords/design-process","display_name":"Design process","score":0.442238450050354},{"id":"https://openalex.org/keywords/design-methods","display_name":"Design methods","score":0.43738603591918945},{"id":"https://openalex.org/keywords/predictability","display_name":"Predictability","score":0.4283475875854492},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.41573649644851685},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3639152944087982},{"id":"https://openalex.org/keywords/work-in-process","display_name":"Work in process","score":0.15556231141090393},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.13756775856018066},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.11845916509628296}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7898333072662354},{"id":"https://openalex.org/C77495112","wikidata":"https://www.wikidata.org/wiki/Q5358436","display_name":"Electronic system-level design and verification","level":2,"score":0.5488000512123108},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.4948398470878601},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4895097017288208},{"id":"https://openalex.org/C145644426","wikidata":"https://www.wikidata.org/wiki/Q169411","display_name":"Unified Modeling Language","level":3,"score":0.48402827978134155},{"id":"https://openalex.org/C48262172","wikidata":"https://www.wikidata.org/wiki/Q16908765","display_name":"Design process","level":3,"score":0.442238450050354},{"id":"https://openalex.org/C138852830","wikidata":"https://www.wikidata.org/wiki/Q2292993","display_name":"Design methods","level":2,"score":0.43738603591918945},{"id":"https://openalex.org/C197640229","wikidata":"https://www.wikidata.org/wiki/Q2534066","display_name":"Predictability","level":2,"score":0.4283475875854492},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.41573649644851685},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3639152944087982},{"id":"https://openalex.org/C174998907","wikidata":"https://www.wikidata.org/wiki/Q357662","display_name":"Work in process","level":2,"score":0.15556231141090393},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.13756775856018066},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.11845916509628296},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C187736073","wikidata":"https://www.wikidata.org/wiki/Q2920921","display_name":"Management","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C162853370","wikidata":"https://www.wikidata.org/wiki/Q39809","display_name":"Marketing","level":1,"score":0.0},{"id":"https://openalex.org/C144133560","wikidata":"https://www.wikidata.org/wiki/Q4830453","display_name":"Business","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/iccd.2002.1106820","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2002.1106820","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. IEEE International Conference on Computer Design: VLSI in Computers and Processors","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.134.4709","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.134.4709","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://ieeexplore.ieee.org/iel5/8166/24311/01106820.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W105879457","https://openalex.org/W123132062","https://openalex.org/W1524254874","https://openalex.org/W2109926023","https://openalex.org/W2137784941","https://openalex.org/W2147286472","https://openalex.org/W2401598770","https://openalex.org/W4236395966"],"related_works":["https://openalex.org/W2130650583","https://openalex.org/W1577895842","https://openalex.org/W2115228044","https://openalex.org/W1510475275","https://openalex.org/W3021256080","https://openalex.org/W2673685756","https://openalex.org/W4240280328","https://openalex.org/W2330220111","https://openalex.org/W2166219277","https://openalex.org/W2073697740"],"abstract_inverted_index":{"The":[0,28,80,98],"complexity":[1],"of":[2,31,37],"embedded":[3],"systems":[4],"has":[5],"increased":[6],"rapidly":[7],"during":[8],"the":[9,25,65,112],"last":[10],"years.":[11],"Several":[12],"design":[13,17,26,74,82],"approaches,":[14],"including":[15],"system-level":[16],"as":[18,20],"well":[19],"IP-based":[21],"design,":[22],"have":[23,58],"improved":[24],"process.":[27],"rising":[29],"number":[30],"instantiated":[32],"components":[33],"implicates":[34],"a":[35,73,87,133,137],"set":[36],"complex":[38],"interfaces.":[39,79],"High-speed":[40],"data":[41,101],"transmission":[42],"rates,":[43],"fault":[44],"tolerance":[45],"and":[46,103,120],"predictability":[47],"are":[48,108,124],"key":[49],"challenges":[50],"for":[51,76],"interface":[52],"design.":[53],"Thus":[54],"high":[55],"sophisticated":[56],"interfaces":[57],"to":[59,64],"be":[60],"generated":[61],"with":[62],"respect":[63],"different":[66],"applications.":[67],"In":[68],"this":[69,96],"paper":[70],"we":[71],"present":[72],"methodology":[75],"application-specific":[77],"real-time":[78,138],"high-level":[81],"specification":[83],"is":[84,93,130],"done":[85],"in":[86],"UML-based":[88],"formalism.":[89],"An":[90],"interface-block":[91],"(IFB)":[92],"derived":[94],"from":[95],"specification.":[97],"IFB":[99,113],"handles":[100],"sequencing":[102],"protocol":[104],"generation.":[105],"Both":[106],"parts":[107],"controlled":[109],"hierarchically.":[110],"Within":[111],"all":[114],"application":[115],"specific":[116],"restrictions,":[117],"channel":[118],"features,":[119],"target":[121],"platform":[122],"characteristics":[123],"taken":[125],"into":[126],"account.":[127],"Our":[128],"approach":[129],"illustrated":[131],"by":[132],"case":[134],"study":[135],"implementing":[136],"communication":[139],"between":[140],"two":[141],"interacting":[142],"robots.":[143]},"counts_by_year":[],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}