{"id":"https://openalex.org/W2170664015","doi":"https://doi.org/10.1109/iccd.2002.1106819","title":"Legacy SystemC co-simulation of multi-processor systems-on-chip","display_name":"Legacy SystemC co-simulation of multi-processor systems-on-chip","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W2170664015","doi":"https://doi.org/10.1109/iccd.2002.1106819","mag":"2170664015"},"language":"en","primary_location":{"id":"doi:10.1109/iccd.2002.1106819","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2002.1106819","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. IEEE International Conference on Computer Design: VLSI in Computers and Processors","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5043408422","display_name":"Luca Benini","orcid":"https://orcid.org/0000-0001-8068-3806"},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"L. Benini","raw_affiliation_strings":["Universit\u00e0 Bologna, Bologna, Italy"],"affiliations":[{"raw_affiliation_string":"Universit\u00e0 Bologna, Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5011268330","display_name":"Davide Bertozzi","orcid":"https://orcid.org/0000-0001-7462-4551"},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"D. Bertozzi","raw_affiliation_strings":["Universit\u00e0 Bologna, Bologna, Italy"],"affiliations":[{"raw_affiliation_string":"Universit\u00e0 Bologna, Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006860518","display_name":"D. Bruni","orcid":null},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"D. Bruni","raw_affiliation_strings":["Universit\u00e0 Bologna, Bologna, Italy"],"affiliations":[{"raw_affiliation_string":"Universit\u00e0 Bologna, Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014915754","display_name":"N. Drago","orcid":null},"institutions":[{"id":"https://openalex.org/I119439378","display_name":"University of Verona","ror":"https://ror.org/039bp8j42","country_code":"IT","type":"education","lineage":["https://openalex.org/I119439378"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"N. Drago","raw_affiliation_strings":["Universit\u00e0 Verona, Verona, Italy"],"affiliations":[{"raw_affiliation_string":"Universit\u00e0 Verona, Verona, Italy","institution_ids":["https://openalex.org/I119439378"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5040302302","display_name":"Franco Fummi","orcid":"https://orcid.org/0000-0002-4404-5791"},"institutions":[{"id":"https://openalex.org/I119439378","display_name":"University of Verona","ror":"https://ror.org/039bp8j42","country_code":"IT","type":"education","lineage":["https://openalex.org/I119439378"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"F. Fummi","raw_affiliation_strings":["Universit\u00e0 Verona, Verona, Italy"],"affiliations":[{"raw_affiliation_string":"Universit\u00e0 Verona, Verona, Italy","institution_ids":["https://openalex.org/I119439378"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5024891882","display_name":"Massimo Poncino","orcid":"https://orcid.org/0000-0002-1369-9688"},"institutions":[{"id":"https://openalex.org/I119439378","display_name":"University of Verona","ror":"https://ror.org/039bp8j42","country_code":"IT","type":"education","lineage":["https://openalex.org/I119439378"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"M. Poncino","raw_affiliation_strings":["Universit\u00e0 Verona, Verona, Italy"],"affiliations":[{"raw_affiliation_string":"Universit\u00e0 Verona, Verona, Italy","institution_ids":["https://openalex.org/I119439378"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5043408422"],"corresponding_institution_ids":["https://openalex.org/I9360294"],"apc_list":null,"apc_paid":null,"fwci":1.9787,"has_fulltext":false,"cited_by_count":24,"citation_normalized_percentile":{"value":0.87350411,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"494","last_page":"499"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.9739176034927368},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8214113712310791},{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.747276246547699},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.7378890514373779},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.6841545701026917},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5816245079040527},{"id":"https://openalex.org/keywords/granularity","display_name":"Granularity","score":0.5763985514640808},{"id":"https://openalex.org/keywords/transaction-level-modeling","display_name":"Transaction-level modeling","score":0.5727346539497375},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.5606938600540161},{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.5529167056083679},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5393021702766418},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.49762824177742004},{"id":"https://openalex.org/keywords/electronic-system-level-design-and-verification","display_name":"Electronic system-level design and verification","score":0.4421424865722656},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.36845895648002625},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.24074459075927734}],"concepts":[{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.9739176034927368},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8214113712310791},{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.747276246547699},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.7378890514373779},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.6841545701026917},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5816245079040527},{"id":"https://openalex.org/C177774035","wikidata":"https://www.wikidata.org/wiki/Q1246948","display_name":"Granularity","level":2,"score":0.5763985514640808},{"id":"https://openalex.org/C169571997","wikidata":"https://www.wikidata.org/wiki/Q966099","display_name":"Transaction-level modeling","level":3,"score":0.5727346539497375},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.5606938600540161},{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.5529167056083679},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5393021702766418},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.49762824177742004},{"id":"https://openalex.org/C77495112","wikidata":"https://www.wikidata.org/wiki/Q5358436","display_name":"Electronic system-level design and verification","level":2,"score":0.4421424865722656},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.36845895648002625},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.24074459075927734},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/iccd.2002.1106819","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2002.1106819","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. IEEE International Conference on Computer Design: VLSI in Computers and Processors","raw_type":"proceedings-article"},{"id":"pmh:oai:iris.unife.it:11392/1192662","is_oa":false,"landing_page_url":"http://hdl.handle.net/11392/1192662","pdf_url":null,"source":{"id":"https://openalex.org/S4306400369","display_name":"Institutional Research Information System University of Ferrara (University of Ferrara)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I201324441","host_organization_name":"University of Ferrara","host_organization_lineage":["https://openalex.org/I201324441"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1496267491","https://openalex.org/W1555915743","https://openalex.org/W1975249115","https://openalex.org/W1994158727","https://openalex.org/W2108482574","https://openalex.org/W2122712122","https://openalex.org/W2123441175","https://openalex.org/W2134849231","https://openalex.org/W2138612658","https://openalex.org/W2157559950","https://openalex.org/W2163033792","https://openalex.org/W2164933241","https://openalex.org/W2503657378","https://openalex.org/W3150788988","https://openalex.org/W4248930494","https://openalex.org/W4252242593","https://openalex.org/W6629762304","https://openalex.org/W6644089312","https://openalex.org/W6678005317","https://openalex.org/W6680083447"],"related_works":["https://openalex.org/W1525398417","https://openalex.org/W2532163536","https://openalex.org/W2266880325","https://openalex.org/W2069603759","https://openalex.org/W2533881872","https://openalex.org/W2149449165","https://openalex.org/W2119788505","https://openalex.org/W1576344679","https://openalex.org/W2059569687","https://openalex.org/W4238487776"],"abstract_inverted_index":{"We":[0],"present":[1],"a":[2,15,98],"co-simulation":[3],"environment":[4],"for":[5],"multiprocessor":[6],"architectures,":[7],"that":[8,39,69],"is":[9,30],"based":[10,31,56],"on":[11,32,57],"SystemC":[12,25,101],"and":[13,46,64,89,91],"allows":[14],"transparent":[16],"integration":[17,29],"of":[18,36,74,84,103],"instruction":[19],"set":[20],"simulators":[21],"(ISSs)":[22],"within":[23],"the":[24,33,41,44,47,58,72,104],"simulation":[26,87,102],"framework.":[27],"The":[28,49,78],"well-known":[34],"concept":[35],"bus":[37],"wrapper,":[38],"realizes":[40],"interface":[42,55],"between":[43,86],"ISS":[45],"simulator.":[48],"proposed":[50],"solution":[51],"uses":[52],"an":[53],"ISS-wrapper":[54],"standard":[59],"gdb":[60],"remote":[61],"debugging":[62],"interface,":[63],"implements":[65],"two":[66,79],"alternative":[67],"schemes":[68],"differ":[70],"in":[71],"amount":[73],"communication":[75],"they":[76],"require.":[77],"approaches":[80],"provide":[81],"different":[82],"degrees":[83],"tradeoff":[85],"granularity":[88],"speed,":[90],"show":[92],"significant":[93],"speedup":[94],"with":[95],"respect":[96],"to":[97],"micro-architectural,":[99],"full":[100],"system":[105],"description.":[106]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":3}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}