{"id":"https://openalex.org/W2136595989","doi":"https://doi.org/10.1109/iccd.2002.1106818","title":"Designing an asynchronous microcontroller using Pipefitter","display_name":"Designing an asynchronous microcontroller using Pipefitter","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W2136595989","doi":"https://doi.org/10.1109/iccd.2002.1106818","mag":"2136595989"},"language":"en","primary_location":{"id":"doi:10.1109/iccd.2002.1106818","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2002.1106818","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. IEEE International Conference on Computer Design: VLSI in Computers and Processors","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5048301753","display_name":"I. Blunno","orcid":null},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"I. Blunno","raw_affiliation_strings":["Politecnico di Turino, Torino, Italy","Politecnico di Torino, (Italy)"],"affiliations":[{"raw_affiliation_string":"Politecnico di Turino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Politecnico di Torino, (Italy)","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5050365912","display_name":"Luciano Lavagno","orcid":"https://orcid.org/0000-0002-9762-6522"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"L. Lavagno","raw_affiliation_strings":["Politecnico di Turino, Torino, Italy","Polit\u00e9cnico di Torino"],"affiliations":[{"raw_affiliation_string":"Politecnico di Turino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Polit\u00e9cnico di Torino","institution_ids":["https://openalex.org/I177477856"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5048301753"],"corresponding_institution_ids":["https://openalex.org/I177477856"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.20121609,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"e80 d","issue":null,"first_page":"488","last_page":"493"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.9261693954467773},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.817267894744873},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.7250571846961975},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.6485491394996643},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5246465802192688},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.5236912965774536},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.4916413426399231},{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.4909508526325226},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.49067413806915283},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4718765318393707},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.46945589780807495},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.4538823068141937},{"id":"https://openalex.org/keywords/asynchronous-system","display_name":"Asynchronous system","score":0.4509921371936798},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.41750386357307434},{"id":"https://openalex.org/keywords/microcontroller","display_name":"Microcontroller","score":0.41425055265426636},{"id":"https://openalex.org/keywords/register-transfer-level","display_name":"Register-transfer level","score":0.4113718271255493},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4042777419090271},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.2856100797653198},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.24424293637275696},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.1694764494895935},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.1577664017677307},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.152718186378479},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.14435863494873047},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.10205623507499695}],"concepts":[{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.9261693954467773},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.817267894744873},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.7250571846961975},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.6485491394996643},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5246465802192688},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.5236912965774536},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.4916413426399231},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.4909508526325226},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.49067413806915283},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4718765318393707},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.46945589780807495},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.4538823068141937},{"id":"https://openalex.org/C7923308","wikidata":"https://www.wikidata.org/wiki/Q4812211","display_name":"Asynchronous system","level":5,"score":0.4509921371936798},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.41750386357307434},{"id":"https://openalex.org/C173018170","wikidata":"https://www.wikidata.org/wiki/Q165678","display_name":"Microcontroller","level":2,"score":0.41425055265426636},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.4113718271255493},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4042777419090271},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.2856100797653198},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.24424293637275696},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.1694764494895935},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.1577664017677307},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.152718186378479},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.14435863494873047},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.10205623507499695},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/iccd.2002.1106818","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2002.1106818","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. IEEE International Conference on Computer Design: VLSI in Computers and Processors","raw_type":"proceedings-article"},{"id":"pmh:oai:porto.polito.it:1667407","is_oa":false,"landing_page_url":"http://porto.polito.it/1667407/","pdf_url":null,"source":{"id":"https://openalex.org/S4306402038","display_name":"PORTO Publications Open Repository TOrino (Politecnico di Torino)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I177477856","host_organization_name":"Politecnico di Torino","host_organization_lineage":["https://openalex.org/I177477856"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"ISSN:1063-8210","raw_type":"info:eu-repo/semantics/article"},{"id":"pmh:oai:porto.polito.it:1667433","is_oa":false,"landing_page_url":"http://porto.polito.it/1667433/","pdf_url":null,"source":{"id":"https://openalex.org/S4306402038","display_name":"PORTO Publications Open Repository TOrino (Politecnico di Torino)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I177477856","host_organization_name":"Politecnico di Torino","host_organization_lineage":["https://openalex.org/I177477856"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W19242884","https://openalex.org/W1585465727","https://openalex.org/W1599120076","https://openalex.org/W1609287256","https://openalex.org/W1765538419","https://openalex.org/W1871093416","https://openalex.org/W1900351535","https://openalex.org/W2014984434","https://openalex.org/W2021330840","https://openalex.org/W2029005287","https://openalex.org/W2044146671","https://openalex.org/W2100382727","https://openalex.org/W2125025973","https://openalex.org/W2127444466","https://openalex.org/W2137978379","https://openalex.org/W2139153122","https://openalex.org/W2141718959","https://openalex.org/W2160823654","https://openalex.org/W2161849579","https://openalex.org/W2167577695","https://openalex.org/W4231905827","https://openalex.org/W4242530255","https://openalex.org/W6600734090","https://openalex.org/W6637799165","https://openalex.org/W6639291323","https://openalex.org/W6683394555"],"related_works":["https://openalex.org/W4288055011","https://openalex.org/W2100360214","https://openalex.org/W2498204369","https://openalex.org/W1984298705","https://openalex.org/W4247130854","https://openalex.org/W1549659315","https://openalex.org/W4210841712","https://openalex.org/W2093491063","https://openalex.org/W2558345339","https://openalex.org/W2535797308"],"abstract_inverted_index":{"This":[0],"paper":[1,155],"discusses":[2],"how":[3,157],"Pipefitter,":[4],"a":[5,10,23,61,67,92,98,109],"tool":[6],"chain":[7],"that":[8],"implements":[9],"fully":[11],"automated":[12,130],"synthesis":[13,116,127],"flow":[14,44],"for":[15,51,76,102,163],"asynchronous":[16,25,167],"circuits,":[17],"can":[18,89,159],"be":[19,160],"used":[20,162],"to":[21,70,83,144],"design":[22,43,165],"simple":[24],"microcontroller.":[26],"The":[27,129,150],"use":[28],"of":[29,41,111,132,166],"RTL-like":[30],"Verilog":[31,100],"HDL":[32],"as":[33,60,106,108],"the":[34,38,42,52,57,77,81,86,103,136,142,145,164],"input":[35],"format":[36],"makes":[37],"first":[39],"steps":[40],"(i.e.":[45],"specification":[46,101],"and":[47,73,88,117,125,139],"simulation)":[48],"very":[49],"easy":[50],"designer.":[53],"Pipefitter":[54,158],"directly":[55],"synthesizes":[56],"control":[58],"unit":[59],"hazard-free":[62],"standard":[63,146],"cell":[64],"netlist,":[65],"uses":[66],"genetic":[68],"algorithm":[69],"perform":[71],"binding":[72],"multiplexer":[74],"optimization":[75],"data":[78],"path,":[79],"allows":[80],"user":[82],"manually":[84],"specify":[85],"binding,":[87],"automatically":[90],"pipeline":[91],"sequential":[93],"specification.":[94],"It":[95],"also":[96],"produces":[97],"synthesizable":[99],"Data":[104],"Path,":[105],"well":[107],"set":[110],"scripts":[112],"driving":[113],"both":[114],"its":[115],"timing":[118],"analysis":[119],"by":[120],"state-of-the-art":[121],"commercial":[122],"synchronous":[123],"RTL":[124],"logic":[126,137],"tools.":[128,149],"insertion":[131],"matched":[133],"delays":[134],"completes":[135],"design,":[138],"hands":[140],"off":[141],"netlist":[143],"cell-based":[147],"layout":[148],"example":[151],"presented":[152],"in":[153],"this":[154],"shows":[156],"effectively":[161],"application":[168],"specific":[169],"integrated":[170],"circuits.":[171]},"counts_by_year":[{"year":2015,"cited_by_count":1}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}