{"id":"https://openalex.org/W2135049087","doi":"https://doi.org/10.1109/iccd.2002.1106811","title":"TTA-C2 a single chip communication controller for the time-triggered-protocol","display_name":"TTA-C2 a single chip communication controller for the time-triggered-protocol","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W2135049087","doi":"https://doi.org/10.1109/iccd.2002.1106811","mag":"2135049087"},"language":"en","primary_location":{"id":"doi:10.1109/iccd.2002.1106811","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2002.1106811","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. IEEE International Conference on Computer Design: VLSI in Computers and Processors","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5081179172","display_name":"Manfred Ley","orcid":null},"institutions":[{"id":"https://openalex.org/I4210105127","display_name":"Carinthian Tech Research","ror":"https://ror.org/016nn6y69","country_code":"AT","type":"facility","lineage":["https://openalex.org/I4210105127"]}],"countries":["AT"],"is_corresponding":true,"raw_author_name":"M. Ley","raw_affiliation_strings":["Carinthia Tech Institute, Villach, Austria","Carinthia Tech Inst., Villach, Austria"],"affiliations":[{"raw_affiliation_string":"Carinthia Tech Institute, Villach, Austria","institution_ids":["https://openalex.org/I4210105127"]},{"raw_affiliation_string":"Carinthia Tech Inst., Villach, Austria","institution_ids":["https://openalex.org/I4210105127"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5051198637","display_name":"Herbert Gr\u00fcnbacher","orcid":null},"institutions":[{"id":"https://openalex.org/I4210105127","display_name":"Carinthian Tech Research","ror":"https://ror.org/016nn6y69","country_code":"AT","type":"facility","lineage":["https://openalex.org/I4210105127"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"H. Grunbacher","raw_affiliation_strings":["Carinthia Tech Institute, Villach, Austria","Carinthia Tech Inst., Villach, Austria"],"affiliations":[{"raw_affiliation_string":"Carinthia Tech Institute, Villach, Austria","institution_ids":["https://openalex.org/I4210105127"]},{"raw_affiliation_string":"Carinthia Tech Inst., Villach, Austria","institution_ids":["https://openalex.org/I4210105127"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5081179172"],"corresponding_institution_ids":["https://openalex.org/I4210105127"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.1989284,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"450","last_page":"453"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":0.996999979019165,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12216","display_name":"Network Time Synchronization Technologies","score":0.9961000084877014,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.7149900197982788},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.7090877890586853},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.671626627445221},{"id":"https://openalex.org/keywords/communications-protocol","display_name":"Communications protocol","score":0.5862744450569153},{"id":"https://openalex.org/keywords/protocol","display_name":"Protocol (science)","score":0.5159971714019775},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5095301270484924},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.5046309232711792},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.49604591727256775},{"id":"https://openalex.org/keywords/controller","display_name":"Controller (irrigation)","score":0.49028852581977844},{"id":"https://openalex.org/keywords/microcontroller","display_name":"Microcontroller","score":0.4832926094532013},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.4590420424938202},{"id":"https://openalex.org/keywords/fault-injection","display_name":"Fault injection","score":0.4567585587501526},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4526982605457306},{"id":"https://openalex.org/keywords/flash","display_name":"Flash (photography)","score":0.4526696801185608},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4271722137928009},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.2759675681591034},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.27151626348495483},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.24548190832138062},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20891374349594116},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1983792781829834},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.13408046960830688},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.08525955677032471}],"concepts":[{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.7149900197982788},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.7090877890586853},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.671626627445221},{"id":"https://openalex.org/C12269588","wikidata":"https://www.wikidata.org/wiki/Q132364","display_name":"Communications protocol","level":2,"score":0.5862744450569153},{"id":"https://openalex.org/C2780385302","wikidata":"https://www.wikidata.org/wiki/Q367158","display_name":"Protocol (science)","level":3,"score":0.5159971714019775},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5095301270484924},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.5046309232711792},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.49604591727256775},{"id":"https://openalex.org/C203479927","wikidata":"https://www.wikidata.org/wiki/Q5165939","display_name":"Controller (irrigation)","level":2,"score":0.49028852581977844},{"id":"https://openalex.org/C173018170","wikidata":"https://www.wikidata.org/wiki/Q165678","display_name":"Microcontroller","level":2,"score":0.4832926094532013},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.4590420424938202},{"id":"https://openalex.org/C2775928411","wikidata":"https://www.wikidata.org/wiki/Q2041312","display_name":"Fault injection","level":3,"score":0.4567585587501526},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4526982605457306},{"id":"https://openalex.org/C2777526259","wikidata":"https://www.wikidata.org/wiki/Q221836","display_name":"Flash (photography)","level":2,"score":0.4526696801185608},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4271722137928009},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.2759675681591034},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.27151626348495483},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.24548190832138062},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20891374349594116},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1983792781829834},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.13408046960830688},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.08525955677032471},{"id":"https://openalex.org/C71924100","wikidata":"https://www.wikidata.org/wiki/Q11190","display_name":"Medicine","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C6557445","wikidata":"https://www.wikidata.org/wiki/Q173113","display_name":"Agronomy","level":1,"score":0.0},{"id":"https://openalex.org/C142724271","wikidata":"https://www.wikidata.org/wiki/Q7208","display_name":"Pathology","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C204787440","wikidata":"https://www.wikidata.org/wiki/Q188504","display_name":"Alternative medicine","level":2,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccd.2002.1106811","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2002.1106811","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. IEEE International Conference on Computer Design: VLSI in Computers and Processors","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4300000071525574,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":1,"referenced_works":["https://openalex.org/W1545238651"],"related_works":["https://openalex.org/W2383333355","https://openalex.org/W2144353363","https://openalex.org/W2389325540","https://openalex.org/W3011158618","https://openalex.org/W2381710881","https://openalex.org/W1908654170","https://openalex.org/W1947925516","https://openalex.org/W1522748814","https://openalex.org/W3042003498","https://openalex.org/W2560898547"],"abstract_inverted_index":{"This":[0],"paper":[1],"describes":[2],"the":[3,8,16,72,93],"architecture":[4],"and":[5,42,66,91],"implementation":[6],"of":[7,71],"first":[9],"industrial":[10],"single":[11],"chip":[12,76],"communication":[13,25],"controller":[14],"for":[15,27],"Time":[17],"Triggered":[18],"Protocol":[19],"(TTP/C).":[20],"TTP/C":[21],"is":[22,83],"an":[23,53],"emerging":[24],"protocol":[26],"fault-tolerant":[28],"real":[29],"time":[30,98],"systems.":[31],"Typical":[32],"applications":[33],"are":[34,88],"safety-critical":[35],"digital":[36],"control":[37],"systems":[38],"such":[39],"as":[40],"drive-by-wire":[41],"fly-by-wire.":[43],"We":[44],"applied":[45],"a":[46,77],"VHDL":[47],"based":[48],"design":[49,94],"flow":[50],"to":[51,95],"implement":[52],"application":[54],"specific":[55],"RISC":[56],"core":[57],"with":[58],"several":[59],"specialized":[60],"peripheral":[61],"blocks,":[62],"RAMs,":[63],"flash":[64],"memory":[65],"analog":[67],"cells.":[68],"For":[69],"production":[70],"27":[73],"mm/sup":[74],"2/":[75],"0.35":[78],"/spl":[79],"mu/":[80],"Flash-CMOS":[81],"technology":[82],"used":[84],"Fully":[85],"tested":[86],"samples":[87],"already":[89],"available":[90],"proved":[92],"be":[96],"\"first":[97],"right\".":[99]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}