{"id":"https://openalex.org/W2129579146","doi":"https://doi.org/10.1109/iccd.2002.1106800","title":"Register binding based power management for high-level synthesis of control-flow intensive behaviors","display_name":"Register binding based power management for high-level synthesis of control-flow intensive behaviors","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W2129579146","doi":"https://doi.org/10.1109/iccd.2002.1106800","mag":"2129579146"},"language":"en","primary_location":{"id":"doi:10.1109/iccd.2002.1106800","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2002.1106800","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. IEEE International Conference on Computer Design: VLSI in Computers and Processors","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5108086354","display_name":"Lin Zhong","orcid":"https://orcid.org/0000-0002-6613-7718"},"institutions":[{"id":"https://openalex.org/I20089843","display_name":"Princeton University","ror":"https://ror.org/00hx57361","country_code":"US","type":"education","lineage":["https://openalex.org/I20089843"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Lin Zhong","raw_affiliation_strings":["Department of Electrical Engineering, Princeton University, Princeton, USA","Dept. of Electr. Eng., Princeton Univ., NJ, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Princeton University, Princeton, USA","institution_ids":["https://openalex.org/I20089843"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Princeton Univ., NJ, USA","institution_ids":["https://openalex.org/I20089843"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015217224","display_name":"Jiong Luo","orcid":"https://orcid.org/0009-0006-2158-5804"},"institutions":[{"id":"https://openalex.org/I20089843","display_name":"Princeton University","ror":"https://ror.org/00hx57361","country_code":"US","type":"education","lineage":["https://openalex.org/I20089843"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jiong Luo","raw_affiliation_strings":["Department of Electrical Engineering, Princeton University, Princeton, USA","Dept. of Electr. Eng., Princeton Univ., NJ, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Princeton University, Princeton, USA","institution_ids":["https://openalex.org/I20089843"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Princeton Univ., NJ, USA","institution_ids":["https://openalex.org/I20089843"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5083131515","display_name":"Yunsi Fei","orcid":"https://orcid.org/0000-0002-9930-0868"},"institutions":[{"id":"https://openalex.org/I20089843","display_name":"Princeton University","ror":"https://ror.org/00hx57361","country_code":"US","type":"education","lineage":["https://openalex.org/I20089843"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yunsi Fei","raw_affiliation_strings":["Department of Electrical Engineering, Princeton University, Princeton, USA","Dept. of Electr. Eng., Princeton Univ., NJ, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Princeton University, Princeton, USA","institution_ids":["https://openalex.org/I20089843"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Princeton Univ., NJ, USA","institution_ids":["https://openalex.org/I20089843"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5086131079","display_name":"Niraj K. Jha","orcid":"https://orcid.org/0000-0002-1539-0369"},"institutions":[{"id":"https://openalex.org/I20089843","display_name":"Princeton University","ror":"https://ror.org/00hx57361","country_code":"US","type":"education","lineage":["https://openalex.org/I20089843"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"N.K. Jha","raw_affiliation_strings":["Department of Electrical Engineering, Princeton University, Princeton, USA","Dept. of Electr. Eng., Princeton Univ., NJ, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Princeton University, Princeton, USA","institution_ids":["https://openalex.org/I20089843"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Princeton Univ., NJ, USA","institution_ids":["https://openalex.org/I20089843"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5108086354"],"corresponding_institution_ids":["https://openalex.org/I20089843"],"apc_list":null,"apc_paid":null,"fwci":1.7387,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.85313711,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"391","last_page":"394"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.7679390907287598},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6639484167098999},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.6156826019287109},{"id":"https://openalex.org/keywords/register-allocation","display_name":"Register allocation","score":0.6082316637039185},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.47625136375427246},{"id":"https://openalex.org/keywords/spurious-relationship","display_name":"Spurious relationship","score":0.44159895181655884},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.4325729310512543},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.41866883635520935},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.41481876373291016},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.39639854431152344},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.30093878507614136},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.1744130551815033},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.17193156480789185},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.150229811668396},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.13716205954551697},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.1120951771736145}],"concepts":[{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.7679390907287598},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6639484167098999},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.6156826019287109},{"id":"https://openalex.org/C128916667","wikidata":"https://www.wikidata.org/wiki/Q1343660","display_name":"Register allocation","level":3,"score":0.6082316637039185},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.47625136375427246},{"id":"https://openalex.org/C97256817","wikidata":"https://www.wikidata.org/wiki/Q1462316","display_name":"Spurious relationship","level":2,"score":0.44159895181655884},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.4325729310512543},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.41866883635520935},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.41481876373291016},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.39639854431152344},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.30093878507614136},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.1744130551815033},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.17193156480789185},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.150229811668396},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.13716205954551697},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.1120951771736145},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccd.2002.1106800","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2002.1106800","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. IEEE International Conference on Computer Design: VLSI in Computers and Processors","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.7400000095367432}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1492580319","https://openalex.org/W1494199306","https://openalex.org/W1551512938","https://openalex.org/W2025755760","https://openalex.org/W2031614119","https://openalex.org/W2068300529","https://openalex.org/W2083535178","https://openalex.org/W2105441386","https://openalex.org/W2107374873","https://openalex.org/W2146359995","https://openalex.org/W2156848920","https://openalex.org/W2164718172","https://openalex.org/W2166475245","https://openalex.org/W2615428366","https://openalex.org/W3216957337","https://openalex.org/W4249245425","https://openalex.org/W4256345917"],"related_works":["https://openalex.org/W2162899405","https://openalex.org/W3113091479","https://openalex.org/W2172010869","https://openalex.org/W2122030400","https://openalex.org/W2145993717","https://openalex.org/W2352470693","https://openalex.org/W2010813303","https://openalex.org/W4367591616","https://openalex.org/W2196904838","https://openalex.org/W2048159764"],"abstract_inverted_index":{"A":[0],"circuit":[1,3],"or":[2],"component":[4],"that":[5,15,40],"does":[6],"not":[7,17,51,133],"contain":[8],"any":[9],"spurious":[10],"switching":[11],"activity,":[12],"i.e.,":[13],"activity":[14],"is":[16,23,47,79],"required":[18],"by":[19,113],"its":[20],"specified":[21],"functionality,":[22],"called":[24],"perfectly":[25],"power":[26,109],"managed":[27],"(PPM).":[28],"We":[29],"present":[30],"a":[31,41,69],"general":[32],"sufficient":[33],"condition":[34,50],"for":[35],"register":[36,73,136],"binding":[37,74,85],"to":[38,54,61,68,125],"ensure":[39],"given":[42],"set":[43],"of":[44,81,119],"functional":[45,83],"units":[46],"PPM.":[48],"This":[49],"only":[52],"applies":[53],"data-flow":[55],"intensive":[56,63],"(DFI)":[57],"behaviors":[58],"but":[59],"also":[60],"control-flow":[62],"(CFI)":[64],"behaviors.":[65],"It":[66],"leads":[67],"straightforward":[70],"power-managed":[71],"(PM)":[72],"algorithm.":[75],"The":[76],"proposed":[77],"algorithm":[78],"independent":[80],"the":[82,101,117],"unit":[84],"and":[86],"scheduling":[87],"algorithms.":[88],"Hence,":[89],"it":[90],"can":[91],"be":[92],"easily":[93],"incorporated":[94],"into":[95],"existing":[96],"high-level":[97],"synthesis":[98],"systems.":[99],"For":[100],"benchmarks":[102],"we":[103],"experimented":[104],"with,":[105],"an":[106],"average":[107,121],"45.9%":[108],"reduction":[110],"was":[111],"achieved":[112],"our":[114],"method":[115],"at":[116],"cost":[118],"7.7%":[120],"area":[122],"overhead,":[123],"compared":[124],"power-optimized":[126],"register-transfer":[127],"level":[128],"(RTL)":[129],"circuits":[130],"which":[131],"did":[132],"use":[134],"PM":[135],"binding.":[137]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}