{"id":"https://openalex.org/W2152931522","doi":"https://doi.org/10.1109/iccd.2002.1106796","title":"Automotive virtual integration platforms: why's, what's, and how's","display_name":"Automotive virtual integration platforms: why's, what's, and how's","publication_year":2003,"publication_date":"2003-06-26","ids":{"openalex":"https://openalex.org/W2152931522","doi":"https://doi.org/10.1109/iccd.2002.1106796","mag":"2152931522"},"language":"en","primary_location":{"id":"doi:10.1109/iccd.2002.1106796","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2002.1106796","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. IEEE International Conference on Computer Design: VLSI in Computers and Processors","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5046111913","display_name":"Paolo Giusto","orcid":null},"institutions":[{"id":"https://openalex.org/I66217453","display_name":"Cadence Design Systems (United States)","ror":"https://ror.org/04w8xa018","country_code":"US","type":"company","lineage":["https://openalex.org/I66217453"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"P. Giusto","raw_affiliation_strings":["Cadence Design Systems, San Jose, USA"],"affiliations":[{"raw_affiliation_string":"Cadence Design Systems, San Jose, USA","institution_ids":["https://openalex.org/I66217453"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110326669","display_name":"A. Ferrari","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"A. Ferrari","raw_affiliation_strings":["Cadence Design Systems, Inc., Paris, France"],"affiliations":[{"raw_affiliation_string":"Cadence Design Systems, Inc., Paris, France","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5050365912","display_name":"Luciano Lavagno","orcid":"https://orcid.org/0000-0002-9762-6522"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"L. Lavagno","raw_affiliation_strings":["Parades GEIE, Rome, Italy"],"affiliations":[{"raw_affiliation_string":"Parades GEIE, Rome, Italy","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112872435","display_name":"J.-Y. Brunel","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"J.-Y. Brunel","raw_affiliation_strings":["Cadence Design Systems, Inc., Paris, France"],"affiliations":[{"raw_affiliation_string":"Cadence Design Systems, Inc., Paris, France","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013669952","display_name":"Eliane Fourgeau","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"E. Fourgeau","raw_affiliation_strings":["Cadence Design Systems, Inc., Torino, Italy"],"affiliations":[{"raw_affiliation_string":"Cadence Design Systems, Inc., Torino, Italy","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5088660554","display_name":"Alberto Sangiovanni\u2010Vincentelli","orcid":"https://orcid.org/0000-0003-1298-8389"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"A. Sangiovanni-Vincentelli","raw_affiliation_strings":["Parades GEIE, Rome, Italy"],"affiliations":[{"raw_affiliation_string":"Parades GEIE, Rome, Italy","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5046111913"],"corresponding_institution_ids":["https://openalex.org/I66217453"],"apc_list":null,"apc_paid":null,"fwci":10.6338,"has_fulltext":false,"cited_by_count":30,"citation_normalized_percentile":{"value":0.98197451,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"370","last_page":"378"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12810","display_name":"Real-time simulation and control systems","score":0.9872999787330627,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12810","display_name":"Real-time simulation and control systems","score":0.9872999787330627,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.982200026512146,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9778000116348267,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/automotive-industry","display_name":"Automotive industry","score":0.777306318283081},{"id":"https://openalex.org/keywords/automotive-electronics","display_name":"Automotive electronics","score":0.6150736212730408},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5942475199699402},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5419285297393799},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5353562831878662},{"id":"https://openalex.org/keywords/system-integration","display_name":"System integration","score":0.523446261882782},{"id":"https://openalex.org/keywords/electronics","display_name":"Electronics","score":0.47221285104751587},{"id":"https://openalex.org/keywords/task","display_name":"Task (project management)","score":0.4447835683822632},{"id":"https://openalex.org/keywords/design-cycle","display_name":"Design cycle","score":0.4262341260910034},{"id":"https://openalex.org/keywords/manufacturing-engineering","display_name":"Manufacturing engineering","score":0.40661895275115967},{"id":"https://openalex.org/keywords/systems-engineering","display_name":"Systems engineering","score":0.3965934216976166},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.35091260075569153},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.20960521697998047},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.13739600777626038}],"concepts":[{"id":"https://openalex.org/C526921623","wikidata":"https://www.wikidata.org/wiki/Q190117","display_name":"Automotive industry","level":2,"score":0.777306318283081},{"id":"https://openalex.org/C2778520156","wikidata":"https://www.wikidata.org/wiki/Q449343","display_name":"Automotive electronics","level":3,"score":0.6150736212730408},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5942475199699402},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5419285297393799},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5353562831878662},{"id":"https://openalex.org/C19527686","wikidata":"https://www.wikidata.org/wiki/Q1665453","display_name":"System integration","level":2,"score":0.523446261882782},{"id":"https://openalex.org/C138331895","wikidata":"https://www.wikidata.org/wiki/Q11650","display_name":"Electronics","level":2,"score":0.47221285104751587},{"id":"https://openalex.org/C2780451532","wikidata":"https://www.wikidata.org/wiki/Q759676","display_name":"Task (project management)","level":2,"score":0.4447835683822632},{"id":"https://openalex.org/C2982740150","wikidata":"https://www.wikidata.org/wiki/Q5249230","display_name":"Design cycle","level":2,"score":0.4262341260910034},{"id":"https://openalex.org/C117671659","wikidata":"https://www.wikidata.org/wiki/Q11049265","display_name":"Manufacturing engineering","level":1,"score":0.40661895275115967},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.3965934216976166},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.35091260075569153},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.20960521697998047},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.13739600777626038},{"id":"https://openalex.org/C146978453","wikidata":"https://www.wikidata.org/wiki/Q3798668","display_name":"Aerospace engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccd.2002.1106796","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2002.1106796","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. IEEE International Conference on Computer Design: VLSI in Computers and Processors","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":2,"referenced_works":["https://openalex.org/W2110564927","https://openalex.org/W4249019764"],"related_works":["https://openalex.org/W2132658806","https://openalex.org/W2758348730","https://openalex.org/W3210666397","https://openalex.org/W2350662357","https://openalex.org/W2160915513","https://openalex.org/W2378051443","https://openalex.org/W3036272329","https://openalex.org/W2769711664","https://openalex.org/W1995990341","https://openalex.org/W2885986920"],"abstract_inverted_index":{"In":[0,55],"this":[1],"paper,":[2],"we":[3],"present":[4],"the":[5,18,26,35,44,49,67],"new":[6],"concept":[7],"of":[8,28,69],"virtual":[9],"integration":[10,27],"platform":[11,16],"for":[12,20],"automotive":[13],"electronics.":[14],"The":[15],"provides":[17],"basis":[19],"a":[21,39],"novel":[22],"methodology":[23],"in":[24,34,43,48],"which":[25],"sub-systems":[29],"is":[30],"performed":[31,64],"much":[32],"earlier":[33],"design":[36,50],"cycle.":[37],"As":[38],"result,":[40],"cost":[41],"reduction":[42],"final":[45],"implementation":[46],"and":[47,58],"process":[51],"can":[52,62],"be":[53,63],"achieved.":[54],"addition,":[56],"early":[57],"repeatable":[59],"fault":[60],"analysis":[61],"therefore":[65],"easing":[66],"task":[68],"system":[70],"safety":[71],"proving.":[72]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":3}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}