{"id":"https://openalex.org/W2132285823","doi":"https://doi.org/10.1109/iccd.2002.1106789","title":"On the impact of technology scaling on mixed PTL/static circuits","display_name":"On the impact of technology scaling on mixed PTL/static circuits","publication_year":2003,"publication_date":"2003-06-26","ids":{"openalex":"https://openalex.org/W2132285823","doi":"https://doi.org/10.1109/iccd.2002.1106789","mag":"2132285823"},"language":"en","primary_location":{"id":"doi:10.1109/iccd.2002.1106789","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2002.1106789","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. IEEE International Conference on Computer Design: VLSI in Computers and Processors","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5010803853","display_name":"Geun Rae Cho","orcid":null},"institutions":[{"id":"https://openalex.org/I92446798","display_name":"Colorado State University","ror":"https://ror.org/03k1gpj17","country_code":"US","type":"education","lineage":["https://openalex.org/I92446798"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Geun Rae Cho","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Colorado State University, Fort Collins, CO, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Colorado State University, Fort Collins, CO, USA","institution_ids":["https://openalex.org/I92446798"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5040429584","display_name":"T. Chen","orcid":null},"institutions":[{"id":"https://openalex.org/I1324840837","display_name":"Hewlett-Packard (United States)","ror":"https://ror.org/059rn9488","country_code":"US","type":"company","lineage":["https://openalex.org/I1324840837"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"T. Chen","raw_affiliation_strings":["System VLSI Technology Organization, Hewlett Packard Company, Fort Collins, CO, USA"],"affiliations":[{"raw_affiliation_string":"System VLSI Technology Organization, Hewlett Packard Company, Fort Collins, CO, USA","institution_ids":["https://openalex.org/I1324840837"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5010803853"],"corresponding_institution_ids":["https://openalex.org/I92446798"],"apc_list":null,"apc_paid":null,"fwci":0.3477,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.6488529,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"25","issue":null,"first_page":"322","last_page":"326"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7302286028862},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.7226749658584595},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5622011423110962},{"id":"https://openalex.org/keywords/power\u2013delay-product","display_name":"Power\u2013delay product","score":0.5563473105430603},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.5560535192489624},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.549614667892456},{"id":"https://openalex.org/keywords/scaling","display_name":"Scaling","score":0.5377078056335449},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.4942665100097656},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.46375706791877747},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.4472549259662628},{"id":"https://openalex.org/keywords/adiabatic-circuit","display_name":"Adiabatic circuit","score":0.43728816509246826},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.3343924283981323},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.31223732233047485},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20364797115325928},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.16447371244430542},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.16035446524620056},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.15491333603858948},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.1441459059715271},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.1345440149307251},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.12474405765533447}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7302286028862},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.7226749658584595},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5622011423110962},{"id":"https://openalex.org/C2776391166","wikidata":"https://www.wikidata.org/wiki/Q7236873","display_name":"Power\u2013delay product","level":4,"score":0.5563473105430603},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.5560535192489624},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.549614667892456},{"id":"https://openalex.org/C99844830","wikidata":"https://www.wikidata.org/wiki/Q102441924","display_name":"Scaling","level":2,"score":0.5377078056335449},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.4942665100097656},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.46375706791877747},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.4472549259662628},{"id":"https://openalex.org/C87606752","wikidata":"https://www.wikidata.org/wiki/Q4682637","display_name":"Adiabatic circuit","level":5,"score":0.43728816509246826},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.3343924283981323},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.31223732233047485},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20364797115325928},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.16447371244430542},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.16035446524620056},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.15491333603858948},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.1441459059715271},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.1345440149307251},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.12474405765533447},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccd.2002.1106789","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2002.1106789","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. IEEE International Conference on Computer Design: VLSI in Computers and Processors","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8799999952316284,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W14468352","https://openalex.org/W1835267408","https://openalex.org/W1909917788","https://openalex.org/W1989705715","https://openalex.org/W2030029202","https://openalex.org/W2133489199","https://openalex.org/W2135955108","https://openalex.org/W2168271575","https://openalex.org/W6600600576","https://openalex.org/W6639018631","https://openalex.org/W6684634068"],"related_works":["https://openalex.org/W2503229030","https://openalex.org/W2359093654","https://openalex.org/W2352119419","https://openalex.org/W2886813482","https://openalex.org/W3087410190","https://openalex.org/W4312554941","https://openalex.org/W2544897474","https://openalex.org/W2135768174","https://openalex.org/W3009620420","https://openalex.org/W4200599750"],"abstract_inverted_index":{"We":[0],"present":[1],"the":[2,13,40,70,101,120],"impact":[3],"of":[4,17,26,52,55,72,81],"technology":[5,94],"scaling":[6],"on":[7],"mixed":[8,102],"PTL/static":[9,103],"circuits":[10,54,62],"and":[11,19,33,58,89,112],"compare":[12],"results":[14,98],"with":[15,42,93],"that":[16,100],"domino":[18],"conventional":[20],"static":[21,76],"CMOS.":[22],"The":[23,48,79],"state-of-the-art":[24,66],"technologies":[25],"0.18":[27],"/spl":[28,31,35],"mu/m,":[29,32],"0.13":[30],"0.1":[34],"mu/m":[36],"were":[37],"used":[38,63],"in":[39,64,69,110],"study":[41],"V/sub":[43],"dd/":[44],"being":[45],"scaled":[46],"accordingly.":[47],"benchmark":[49],"suite":[50],"consists":[51],"10":[53],"varying":[56],"complexities":[57],"they":[59],"are":[60],"actual":[61],"a":[65,107],"64-bit":[67],"microprocessor":[68],"form":[71],"either":[73],"dynamic":[74,121],"or":[75],"CMOS":[77],"circuits.":[78],"objective":[80],"this":[82],"work":[83],"is":[84,106],"to":[85,119],"determine":[86],"how":[87],"performance":[88],"power":[90,111],"consumption":[91],"scales":[92],"scaling.":[95],"Our":[96],"experimental":[97],"show":[99],"circuit":[104,122],"style":[105],"promising":[108],"alternative":[109],"power-delay":[113],"product":[114],"while":[115],"achieving":[116],"comparable":[117],"delay":[118],"style.":[123]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}