{"id":"https://openalex.org/W2125368263","doi":"https://doi.org/10.1109/iccd.2002.1106780","title":"Accurate and efficient static timing analysis with crosstalk","display_name":"Accurate and efficient static timing analysis with crosstalk","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W2125368263","doi":"https://doi.org/10.1109/iccd.2002.1106780","mag":"2125368263"},"language":"en","primary_location":{"id":"doi:10.1109/iccd.2002.1106780","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2002.1106780","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. IEEE International Conference on Computer Design: VLSI in Computers and Processors","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5090149560","display_name":"I-De Huang","orcid":null},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"I-De Huang","raw_affiliation_strings":["University of Southern California, CA, USA","[University of Southern California Los, Angeles, CA, USA]"],"affiliations":[{"raw_affiliation_string":"University of Southern California, CA, USA","institution_ids":["https://openalex.org/I1174212"]},{"raw_affiliation_string":"[University of Southern California Los, Angeles, CA, USA]","institution_ids":["https://openalex.org/I1174212"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100601790","display_name":"Sandeep K. Gupta","orcid":"https://orcid.org/0000-0002-2585-9378"},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S.K. Gupta","raw_affiliation_strings":["University of Southern California, CA, USA","[University of Southern California Los, Angeles, CA, USA]"],"affiliations":[{"raw_affiliation_string":"University of Southern California, CA, USA","institution_ids":["https://openalex.org/I1174212"]},{"raw_affiliation_string":"[University of Southern California Los, Angeles, CA, USA]","institution_ids":["https://openalex.org/I1174212"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111192060","display_name":"M.A. Breuer","orcid":null},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M.A. Breuer","raw_affiliation_strings":["University of Southern California, CA, USA","[University of Southern California Los, Angeles, CA, USA]"],"affiliations":[{"raw_affiliation_string":"University of Southern California, CA, USA","institution_ids":["https://openalex.org/I1174212"]},{"raw_affiliation_string":"[University of Southern California Los, Angeles, CA, USA]","institution_ids":["https://openalex.org/I1174212"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5090149560"],"corresponding_institution_ids":["https://openalex.org/I1174212"],"apc_list":null,"apc_paid":null,"fwci":3.4775,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.92717647,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"265","last_page":"272"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.8229789733886719},{"id":"https://openalex.org/keywords/crosstalk","display_name":"Crosstalk","score":0.7673430442810059},{"id":"https://openalex.org/keywords/delay-calculation","display_name":"Delay calculation","score":0.7044280767440796},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6905423402786255},{"id":"https://openalex.org/keywords/skew","display_name":"Skew","score":0.6264225840568542},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4912957549095154},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.48170047998428345},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4754374027252197},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.44443315267562866},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.42874136567115784},{"id":"https://openalex.org/keywords/propagation-delay","display_name":"Propagation delay","score":0.42412081360816956},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3552701473236084},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.18800142407417297},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13884016871452332}],"concepts":[{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.8229789733886719},{"id":"https://openalex.org/C169822122","wikidata":"https://www.wikidata.org/wiki/Q230187","display_name":"Crosstalk","level":2,"score":0.7673430442810059},{"id":"https://openalex.org/C174086752","wikidata":"https://www.wikidata.org/wiki/Q5253471","display_name":"Delay calculation","level":3,"score":0.7044280767440796},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6905423402786255},{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.6264225840568542},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4912957549095154},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.48170047998428345},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4754374027252197},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.44443315267562866},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.42874136567115784},{"id":"https://openalex.org/C90806461","wikidata":"https://www.wikidata.org/wiki/Q1144416","display_name":"Propagation delay","level":2,"score":0.42412081360816956},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3552701473236084},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.18800142407417297},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13884016871452332},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccd.2002.1106780","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2002.1106780","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. IEEE International Conference on Computer Design: VLSI in Computers and Processors","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.4300000071525574}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W576827663","https://openalex.org/W1858767651","https://openalex.org/W1997117124","https://openalex.org/W2090297007","https://openalex.org/W2097811636","https://openalex.org/W2099766936","https://openalex.org/W2109372279","https://openalex.org/W2115296652","https://openalex.org/W2126715110","https://openalex.org/W2150382568","https://openalex.org/W2154144231","https://openalex.org/W2155255532","https://openalex.org/W2159757558","https://openalex.org/W2163626738","https://openalex.org/W2165210723","https://openalex.org/W2171509020","https://openalex.org/W4232340320","https://openalex.org/W6616634312","https://openalex.org/W6649522995","https://openalex.org/W6678762972","https://openalex.org/W6681800627","https://openalex.org/W6684514280"],"related_works":["https://openalex.org/W2100329931","https://openalex.org/W3015599398","https://openalex.org/W2145535176","https://openalex.org/W4229446324","https://openalex.org/W2158805860","https://openalex.org/W2110367374","https://openalex.org/W2345182073","https://openalex.org/W1986294008","https://openalex.org/W2101512735","https://openalex.org/W1975226036"],"abstract_inverted_index":{"We":[0,84,120],"have":[1,85,121],"developed":[2,86],"an":[3,80,87,147],"accurate":[4,32,60],"and":[5,40],"efficient":[6],"methodology":[7,56],"to":[8,48,89,141],"perform":[9],"static":[10],"timing":[11,50,76,102,113],"analysis":[12,114],"(STA)":[13],"in":[14,18,79,106],"combinational":[15],"logic":[16],"blocks":[17],"the":[19,91,100,124,131,151],"presence":[20,66],"of":[21,67],"multiple":[22],"crosstalk-induced":[23],"noise":[24],"effects.":[25],"The":[26,55,65],"crosstalk":[27,44],"model":[28,45],"used":[29,105],"is":[30,46,115],"more":[31,59,70],"because":[33],"it":[34],"considers":[35],"skew,":[36],"input":[37],"transition":[38],"times,":[39],"driver":[41],"strengths.":[42],"This":[43],"enhanced":[47],"handle":[49],"ranges":[51],"for":[52,63],"performing":[53],"STA.":[54],"also":[57],"uses":[58,150],"delay":[61,136,154],"models":[62,137],"gates.":[64],"one":[68],"or":[69],"coupling":[71],"capacitances":[72],"can":[73],"create":[74],"cyclic":[75,101],"dependencies,":[77],"even":[78],"otherwise":[81],"acyclic":[82],"circuit.":[83],"approach":[88],"partition":[90],"circuit":[92,143],"into":[93],"minimal":[94],"timing-iterative":[95],"subcircuits":[96],"(TISs)":[97],"that":[98,123,149],"encapsulate":[99],"dependencies.":[103],"When":[104],"conjunction":[107],"with":[108],"our":[109],"levelization":[110],"procedure,":[111],"iterative":[112],"confined":[116],"within":[117],"individual":[118],"TISs.":[119],"demonstrated":[122],"maximum":[125],"arrival":[126],"time":[127],"values":[128],"computed":[129],"by":[130],"proposed":[132],"STA":[133,148],"using":[134],"integrated":[135],"are":[138],"much":[139],"closer":[140],"detailed":[142],"simulation":[144],"results":[145],"than":[146],"3C/sub":[152],"c/":[153],"model.":[155]},"counts_by_year":[{"year":2015,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}