{"id":"https://openalex.org/W2148422009","doi":"https://doi.org/10.1109/iccd.2002.1106779","title":"Cost-effective concurrent test hardware design for linear analog circuits","display_name":"Cost-effective concurrent test hardware design for linear analog circuits","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W2148422009","doi":"https://doi.org/10.1109/iccd.2002.1106779","mag":"2148422009"},"language":"en","primary_location":{"id":"doi:10.1109/iccd.2002.1106779","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2002.1106779","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. IEEE International Conference on Computer Design: VLSI in Computers and Processors","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5058946013","display_name":"Sule Ozev","orcid":"https://orcid.org/0000-0002-3636-715X"},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California, San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"S. Ozev","raw_affiliation_strings":["University of California, San Diego, CA, USA"],"affiliations":[{"raw_affiliation_string":"University of California, San Diego, CA, USA","institution_ids":["https://openalex.org/I36258959"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5006811625","display_name":"Alex Orailo\u011flu","orcid":"https://orcid.org/0000-0002-6104-3923"},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California, San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A. Orailoglu","raw_affiliation_strings":["University of California, San Diego, CA, USA"],"affiliations":[{"raw_affiliation_string":"University of California, San Diego, CA, USA","institution_ids":["https://openalex.org/I36258959"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5058946013"],"corresponding_institution_ids":["https://openalex.org/I36258959"],"apc_list":null,"apc_paid":null,"fwci":0.2515,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.57749635,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"258","last_page":"264"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10876","display_name":"Fault Detection and Control Systems","score":0.9959999918937683,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.7352035641670227},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7079299092292786},{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.5516622066497803},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5266408920288086},{"id":"https://openalex.org/keywords/alarm","display_name":"ALARM","score":0.4550950229167938},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.4457978904247284},{"id":"https://openalex.org/keywords/false-alarm","display_name":"False alarm","score":0.43424737453460693},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.43070662021636963},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.37990665435791016},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3716656565666199},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.32425379753112793},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18986102938652039},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.10211837291717529}],"concepts":[{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.7352035641670227},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7079299092292786},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.5516622066497803},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5266408920288086},{"id":"https://openalex.org/C2779119184","wikidata":"https://www.wikidata.org/wiki/Q294350","display_name":"ALARM","level":2,"score":0.4550950229167938},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.4457978904247284},{"id":"https://openalex.org/C2776836416","wikidata":"https://www.wikidata.org/wiki/Q1364844","display_name":"False alarm","level":2,"score":0.43424737453460693},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.43070662021636963},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.37990665435791016},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3716656565666199},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.32425379753112793},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18986102938652039},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.10211837291717529},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccd.2002.1106779","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2002.1106779","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. IEEE International Conference on Computer Design: VLSI in Computers and Processors","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1832387555","https://openalex.org/W2074295744","https://openalex.org/W2097035935","https://openalex.org/W2121235947","https://openalex.org/W2129748997","https://openalex.org/W2132949280"],"related_works":["https://openalex.org/W1584123598","https://openalex.org/W2731305060","https://openalex.org/W2732807254","https://openalex.org/W2372003537","https://openalex.org/W2587670262","https://openalex.org/W3091941553","https://openalex.org/W3037375888","https://openalex.org/W3121346907","https://openalex.org/W4379535633","https://openalex.org/W4318953393"],"abstract_inverted_index":{"Concurrent":[0],"detection":[1,27],"of":[2,24,51,65],"failures":[3],"in":[4,35,49],"analog":[5,31],"circuits":[6],"is":[7,33],"becoming":[8],"increasingly":[9],"more":[10,16],"important":[11],"as":[12],"safety-critical":[13],"systems":[14,32],"become":[15],"widespread.":[17],"A":[18],"methodology":[19,44],"for":[20,29,88],"the":[21,43,53,58,63,86,102],"automatic":[22],"design":[23],"concurrent":[25],"failure":[26,89],"circuitry":[28],"linear":[30],"discussed":[34],"this":[36],"paper":[37],"In":[38],"contrast":[39],"to":[40,71,84],"previous":[41],"approaches,":[42],"aims":[45],"at":[46],"providing":[47],"coverage":[48,96],"terms":[50],"all":[52],"circuit":[54,67],"components":[55],"while":[56,100],"minimizing":[57],"loading":[59],"overhead":[60,104],"by":[61],"reducing":[62],"number":[64],"internal":[66],"nodes":[68],"that":[69,94],"need":[70],"be":[72,98],"tapped":[73],"Parameter":[74],"tolerances":[75],"are":[76],"incorporated":[77],"through":[78],"either":[79],"statistical":[80],"or":[81],"mathematical":[82],"analysis":[83],"determine":[85],"threshold":[87],"alarm.":[90],"Experimental":[91],"results":[92],"confirm":[93],"full":[95],"can":[97],"attained":[99],"keeping":[101],"hardware":[103],"within":[105],"a":[106],"pre-specified":[107],"budget.":[108]},"counts_by_year":[{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}