{"id":"https://openalex.org/W2165741112","doi":"https://doi.org/10.1109/iccd.2002.1106772","title":"A test processor concept for systems-on-a-chip","display_name":"A test processor concept for systems-on-a-chip","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W2165741112","doi":"https://doi.org/10.1109/iccd.2002.1106772","mag":"2165741112"},"language":"en","primary_location":{"id":"doi:10.1109/iccd.2002.1106772","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2002.1106772","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. IEEE International Conference on Computer Design: VLSI in Computers and Processors","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5018884784","display_name":"C. Galke","orcid":null},"institutions":[{"id":"https://openalex.org/I51783024","display_name":"Brandenburg University of Technology Cottbus-Senftenberg","ror":"https://ror.org/02wxx3e24","country_code":"DE","type":"education","lineage":["https://openalex.org/I51783024"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"C. Galke","raw_affiliation_strings":["Computer Engineering Department, Brandenburg University of Technology, Cottbus, Germany"],"affiliations":[{"raw_affiliation_string":"Computer Engineering Department, Brandenburg University of Technology, Cottbus, Germany","institution_ids":["https://openalex.org/I51783024"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5056056848","display_name":"Matthias Pflanz","orcid":null},"institutions":[{"id":"https://openalex.org/I4210095996","display_name":"IBM (Germany)","ror":"https://ror.org/00pm7rm97","country_code":"DE","type":"company","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210095996"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"M. Pflanz","raw_affiliation_strings":["Processor Development Department, IBM Deutschland Entwicklungs GmbH, Germany"],"affiliations":[{"raw_affiliation_string":"Processor Development Department, IBM Deutschland Entwicklungs GmbH, Germany","institution_ids":["https://openalex.org/I4210095996"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109343429","display_name":"H.T. Vierhaus","orcid":null},"institutions":[{"id":"https://openalex.org/I51783024","display_name":"Brandenburg University of Technology Cottbus-Senftenberg","ror":"https://ror.org/02wxx3e24","country_code":"DE","type":"education","lineage":["https://openalex.org/I51783024"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"H.T. Vierhaus","raw_affiliation_strings":["Computer Engineering Department, Brandenburg University of Technology, Cottbus, Germany"],"affiliations":[{"raw_affiliation_string":"Computer Engineering Department, Brandenburg University of Technology, Cottbus, Germany","institution_ids":["https://openalex.org/I51783024"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5018884784"],"corresponding_institution_ids":["https://openalex.org/I51783024"],"apc_list":null,"apc_paid":null,"fwci":1.7608,"has_fulltext":false,"cited_by_count":15,"citation_normalized_percentile":{"value":0.86010716,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"210","last_page":"212"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13293","display_name":"Engineering and Test Systems","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8003039360046387},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.701541543006897},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5942477583885193},{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.5847825407981873},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.5700859427452087},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.5429529547691345},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5226033329963684},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5106127858161926},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4890235364437103},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.48640966415405273},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.43503338098526},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.41941431164741516},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.37491923570632935},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.35837697982788086},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.17155563831329346},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.0967266857624054},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.08094459772109985}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8003039360046387},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.701541543006897},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5942477583885193},{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.5847825407981873},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5700859427452087},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.5429529547691345},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5226033329963684},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5106127858161926},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4890235364437103},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.48640966415405273},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.43503338098526},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.41941431164741516},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.37491923570632935},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.35837697982788086},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.17155563831329346},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0967266857624054},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.08094459772109985},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccd.2002.1106772","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2002.1106772","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. IEEE International Conference on Computer Design: VLSI in Computers and Processors","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W327215","https://openalex.org/W1555915743","https://openalex.org/W1913249562","https://openalex.org/W1928666065","https://openalex.org/W2026037646","https://openalex.org/W2103706706","https://openalex.org/W2116270677","https://openalex.org/W2138530143","https://openalex.org/W2144033909","https://openalex.org/W2156277179","https://openalex.org/W2165779182","https://openalex.org/W2503952136","https://openalex.org/W2581282274","https://openalex.org/W4232094501","https://openalex.org/W4255498900","https://openalex.org/W6600011832","https://openalex.org/W6633127185","https://openalex.org/W6640565219","https://openalex.org/W7075707051"],"related_works":["https://openalex.org/W2538644970","https://openalex.org/W4376881175","https://openalex.org/W4310584696","https://openalex.org/W2104478015","https://openalex.org/W4385730960","https://openalex.org/W4230343699","https://openalex.org/W4237840813","https://openalex.org/W4364295250","https://openalex.org/W2128502296","https://openalex.org/W2993622674"],"abstract_inverted_index":{"This":[0],"paper":[1],"introduces":[2],"a":[3,13,69,82],"new":[4],"concept":[5],"for":[6,52],"the":[7,90],"self":[8],"test":[9,24,29,38,71],"of":[10,92],"systems":[11],"on":[12,81],"chip":[14],"(SoCs)":[15],"with":[16],"embedded":[17],"processors.":[18],"We":[19],"propose":[20],"hardware-":[21],"and":[22,55,62,66,68,78],"software-based":[23],"strategy.":[25],"A":[26],"minimum":[27],"sized":[28],"processor":[30],"was":[31],"designed":[32],"in":[33,65,86],"order":[34,87],"to":[35,46,88],"perform":[36],"on-chip":[37],"functions.":[39],"Its":[40],"architecture":[41,75,85],"contains":[42],"special":[43],"adopted":[44],"registers":[45],"realize":[47],"LFSR":[48],"or":[49],"MISR":[50],"functions":[51],"pattern":[53,56,64],"de-compaction":[54],"filtering.":[57],"High-performance":[58],"interfaces":[59],"allow":[60],"parallel":[61],"serial":[63],"output,":[67],"fast":[70],"vector":[72],"comparison.":[73],"The":[74],"is":[76,79],"scalable":[77],"based":[80],"standard":[83,93],"RISC":[84],"facilitate":[89],"use":[91],"compilers.":[94]},"counts_by_year":[{"year":2016,"cited_by_count":1},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}