{"id":"https://openalex.org/W2121439788","doi":"https://doi.org/10.1109/iccd.2002.1106758","title":"Analysis of blocking dynamic circuits","display_name":"Analysis of blocking dynamic circuits","publication_year":2003,"publication_date":"2003-06-26","ids":{"openalex":"https://openalex.org/W2121439788","doi":"https://doi.org/10.1109/iccd.2002.1106758","mag":"2121439788"},"language":"en","primary_location":{"id":"doi:10.1109/iccd.2002.1106758","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2002.1106758","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. IEEE International Conference on Computer Design: VLSI in Computers and Processors","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5026799712","display_name":"T. Thorp","orcid":null},"institutions":[{"id":"https://openalex.org/I201448701","display_name":"University of Washington","ror":"https://ror.org/00cvxb145","country_code":"US","type":"education","lineage":["https://openalex.org/I201448701"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"T. Thorp","raw_affiliation_strings":["University of Washington, USA"],"affiliations":[{"raw_affiliation_string":"University of Washington, USA","institution_ids":["https://openalex.org/I201448701"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5040059859","display_name":"D. Liu","orcid":null},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"D. Liu","raw_affiliation_strings":["University of Stanford, USA"],"affiliations":[{"raw_affiliation_string":"University of Stanford, USA","institution_ids":["https://openalex.org/I97018004"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5026799712"],"corresponding_institution_ids":["https://openalex.org/I201448701"],"apc_list":null,"apc_paid":null,"fwci":0.3477,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.6443692,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"122","last_page":"124"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/blocking","display_name":"Blocking (statistics)","score":0.6963246464729309},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.6808604001998901},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.627251148223877},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.6261614561080933},{"id":"https://openalex.org/keywords/robustness","display_name":"Robustness (evolution)","score":0.6081503033638},{"id":"https://openalex.org/keywords/noise-margin","display_name":"Noise margin","score":0.4974422752857208},{"id":"https://openalex.org/keywords/skew","display_name":"Skew","score":0.4633617401123047},{"id":"https://openalex.org/keywords/noise","display_name":"Noise (video)","score":0.45872020721435547},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.41776758432388306},{"id":"https://openalex.org/keywords/control-theory","display_name":"Control theory (sociology)","score":0.32926154136657715},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.16932326555252075},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.14855647087097168},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.14740470051765442},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1214962899684906},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07881784439086914},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.07526561617851257}],"concepts":[{"id":"https://openalex.org/C144745244","wikidata":"https://www.wikidata.org/wiki/Q4927286","display_name":"Blocking (statistics)","level":2,"score":0.6963246464729309},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.6808604001998901},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.627251148223877},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.6261614561080933},{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.6081503033638},{"id":"https://openalex.org/C179499742","wikidata":"https://www.wikidata.org/wiki/Q1324892","display_name":"Noise margin","level":4,"score":0.4974422752857208},{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.4633617401123047},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.45872020721435547},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.41776758432388306},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.32926154136657715},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.16932326555252075},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14855647087097168},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.14740470051765442},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1214962899684906},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07881784439086914},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.07526561617851257},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccd.2002.1106758","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2002.1106758","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. IEEE International Conference on Computer Design: VLSI in Computers and Processors","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":42,"referenced_works":["https://openalex.org/W196500522","https://openalex.org/W1498618309","https://openalex.org/W1504521093","https://openalex.org/W1514708370","https://openalex.org/W1527137186","https://openalex.org/W1544623790","https://openalex.org/W1666015432","https://openalex.org/W1784686638","https://openalex.org/W1830487160","https://openalex.org/W1969097534","https://openalex.org/W2046374187","https://openalex.org/W2050589795","https://openalex.org/W2088115909","https://openalex.org/W2098440959","https://openalex.org/W2104869059","https://openalex.org/W2109195618","https://openalex.org/W2111048037","https://openalex.org/W2121879729","https://openalex.org/W2124089733","https://openalex.org/W2124390946","https://openalex.org/W2133667515","https://openalex.org/W2134452158","https://openalex.org/W2135441328","https://openalex.org/W2136138043","https://openalex.org/W2140823559","https://openalex.org/W2145606027","https://openalex.org/W2150735099","https://openalex.org/W2157465781","https://openalex.org/W2168281491","https://openalex.org/W2171212820","https://openalex.org/W4235835157","https://openalex.org/W4242987207","https://openalex.org/W4285719527","https://openalex.org/W6608091574","https://openalex.org/W6629842427","https://openalex.org/W6630130485","https://openalex.org/W6630977629","https://openalex.org/W6631416227","https://openalex.org/W6638685829","https://openalex.org/W6684870391","https://openalex.org/W7014523335","https://openalex.org/W7033720462"],"related_works":["https://openalex.org/W2164834710","https://openalex.org/W4232019485","https://openalex.org/W2028052815","https://openalex.org/W2128528443","https://openalex.org/W2011677428","https://openalex.org/W4327499872","https://openalex.org/W2123512677","https://openalex.org/W2163318442","https://openalex.org/W2116259070","https://openalex.org/W2066822161"],"abstract_inverted_index":{"In":[0],"order":[1],"for":[2,112],"dynamic":[3,17,39,52,64,68,72,105,134],"circuits":[4,18,106],"to":[5,33,74],"operate":[6],"correctly,":[7],"their":[8],"inputs":[9,27],"must":[10],"be":[11],"monotonically":[12],"rising":[13],"during":[14],"evaluation.":[15],"Blocking":[16],"satisfy":[19],"this":[20,123],"constraint":[21],"by":[22],"delaying":[23],"evaluation":[24,35],"until":[25],"all":[26],"have":[28],"been":[29],"properly":[30],"setup":[31,58],"relative":[32],"the":[34,46,57,88,95],"clock.":[36],"By":[37],"viewing":[38],"gates":[40,69],"as":[41],"latches,":[42],"we":[43],"demonstrate":[44],"that":[45],"optimal":[47],"delay":[48,89,117],"of":[49,132],"a":[50,76,109],"blocking":[51,63,104,133],"gate":[53,73],"may":[54],"occur":[55],"when":[56],"time":[59],"is":[60],"negative.":[61],"With":[62],"circuits,":[65],"cascading":[66],"low-skew":[67],"allows":[70],"each":[71],"tolerate":[75],"degraded":[77],"input":[78],"level.":[79],"The":[80],"larger":[81],"noise":[82,91,119],"margin":[83,92,120],"provides":[84,108],"greater":[85],"flexibility":[86],"with":[87],"vs.":[90,98],"trade-off":[93],"(i.e.":[94],"circuit":[96],"robustness":[97],"speed":[99],"tradeoff).":[100],"This":[101],"paper":[102],"generalizes":[103],"and":[107,118],"systematic":[110],"approach":[111],"assigning":[113],"clock":[114],"phases,":[115],"given":[116],"constraints.":[121],"Using":[122],"framework,":[124],"one":[125],"can":[126],"analyze":[127],"any":[128],"logic":[129],"network":[130],"consisting":[131],"circuits.":[135]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}