{"id":"https://openalex.org/W2157334514","doi":"https://doi.org/10.1109/iccd.2002.1106751","title":"Physical design challenges for billion transistor chips","display_name":"Physical design challenges for billion transistor chips","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W2157334514","doi":"https://doi.org/10.1109/iccd.2002.1106751","mag":"2157334514"},"language":"en","primary_location":{"id":"doi:10.1109/iccd.2002.1106751","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2002.1106751","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. IEEE International Conference on Computer Design: VLSI in Computers and Processors","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5020251935","display_name":"Patrick Groeneveld","orcid":null},"institutions":[{"id":"https://openalex.org/I83019370","display_name":"Eindhoven University of Technology","ror":"https://ror.org/02c2kyt77","country_code":"NL","type":"education","lineage":["https://openalex.org/I83019370"]}],"countries":["NL"],"is_corresponding":true,"raw_author_name":"P.R. Groeneveld","raw_affiliation_strings":["Eindhovan University of Technology, Eindhoven, Netherlands"],"affiliations":[{"raw_affiliation_string":"Eindhovan University of Technology, Eindhoven, Netherlands","institution_ids":["https://openalex.org/I83019370"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5020251935"],"corresponding_institution_ids":["https://openalex.org/I83019370"],"apc_list":null,"apc_paid":null,"fwci":1.062,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.7960863,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"19","issue":null,"first_page":"78","last_page":"83"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.6482906341552734},{"id":"https://openalex.org/keywords/parasitic-extraction","display_name":"Parasitic extraction","score":0.6211960315704346},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.5957367420196533},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5388509631156921},{"id":"https://openalex.org/keywords/automation","display_name":"Automation","score":0.5151296854019165},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4408853352069855},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.42712950706481934},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.42116838693618774},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.420035183429718},{"id":"https://openalex.org/keywords/moores-law","display_name":"Moore's law","score":0.4188171625137329},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3452081084251404},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.2902815043926239},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2530224919319153},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.2404463291168213},{"id":"https://openalex.org/keywords/mechanical-engineering","display_name":"Mechanical engineering","score":0.126399427652359}],"concepts":[{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.6482906341552734},{"id":"https://openalex.org/C159818811","wikidata":"https://www.wikidata.org/wiki/Q7135947","display_name":"Parasitic extraction","level":2,"score":0.6211960315704346},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.5957367420196533},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5388509631156921},{"id":"https://openalex.org/C115901376","wikidata":"https://www.wikidata.org/wiki/Q184199","display_name":"Automation","level":2,"score":0.5151296854019165},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4408853352069855},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.42712950706481934},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.42116838693618774},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.420035183429718},{"id":"https://openalex.org/C206891323","wikidata":"https://www.wikidata.org/wiki/Q178655","display_name":"Moore's law","level":2,"score":0.4188171625137329},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3452081084251404},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.2902815043926239},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2530224919319153},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.2404463291168213},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.126399427652359}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/iccd.2002.1106751","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2002.1106751","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. IEEE International Conference on Computer Design: VLSI in Computers and Processors","raw_type":"proceedings-article"},{"id":"pmh:oai:pure.tue.nl:publications/264b61a4-8578-49d7-95d4-53a77e633772","is_oa":false,"landing_page_url":"https://research.tue.nl/en/publications/264b61a4-8578-49d7-95d4-53a77e633772","pdf_url":null,"source":{"id":"https://openalex.org/S4406922641","display_name":"TU/e Research Portal","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Groeneveld, P R 2002, Physical Design Challenges for Billion Transistor Chips. in Proc. ICCD 2002. pp. 78-84, 20th IEEE International Conference on Computer Design (ICCD 2002), Freiburg, Germany, 16/09/02.","raw_type":"info:eu-repo/semantics/publishedVersion"},{"id":"pmh:tue:oai:pure.tue.nl:publications/264b61a4-8578-49d7-95d4-53a77e633772","is_oa":false,"landing_page_url":"https://research.tue.nl/nl/publications/264b61a4-8578-49d7-95d4-53a77e633772","pdf_url":null,"source":{"id":"https://openalex.org/S4306401843","display_name":"Data Archiving and Networked Services (DANS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1322597698","host_organization_name":"Royal Netherlands Academy of Arts and Sciences","host_organization_lineage":["https://openalex.org/I1322597698"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Proc. ICCD 2002, 78 - 84","raw_type":"info:eu-repo/semantics/conferencepaper"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W344218912","https://openalex.org/W1986545147","https://openalex.org/W2059147047","https://openalex.org/W2069162780","https://openalex.org/W2074046120","https://openalex.org/W2088115909","https://openalex.org/W2125343619","https://openalex.org/W2148201816","https://openalex.org/W2149502911","https://openalex.org/W2163321973","https://openalex.org/W2167378214","https://openalex.org/W2546163117","https://openalex.org/W4285719527","https://openalex.org/W6611658550","https://openalex.org/W6646689628","https://openalex.org/W6665089970","https://openalex.org/W6682419823"],"related_works":["https://openalex.org/W2171793444","https://openalex.org/W2051886008","https://openalex.org/W2743305891","https://openalex.org/W3205162826","https://openalex.org/W3085810012","https://openalex.org/W4321510758","https://openalex.org/W2110346573","https://openalex.org/W2154454108","https://openalex.org/W2610167993","https://openalex.org/W2056740847"],"abstract_inverted_index":{"Advancing":[0],"process":[1],"technology":[2,77],"will":[3,18],"necessitate":[4],"and":[5,69],"even":[6],"more":[7,72],"rigorous":[8],"automation":[9,99],"of":[10,34,48,81,89,100],"the":[11,27,32,43,46,53,79,90,101,109],"IC":[12,91],"design":[13,16,33,57,92,110],"trajectory.":[14],"The":[15],"scale":[17],"increase":[19],"with":[20,37],"Moore's":[21],"law,":[22],"approaching":[23],"1,000,000,000":[24],"transistors":[25],"in":[26,75],"coming":[28],"years.":[29],"This":[30],"enables":[31],"SoC":[35],"systems":[36],"complexities":[38],"unprecedented":[39],"unhuman":[40],"history.":[41],"At":[42],"same":[44],"time":[45],"physics":[47],"silicon":[49,102],"manufacturing":[50],"is":[51,105],"increasing":[52],"'silicon":[54],"complexity'.":[55],"Additional":[56],"steps":[58],"are":[59],"required":[60,106],"to":[61,107],"address":[62],"cross":[63],"talk,":[64],"voltage":[65],"drop,":[66],"antenna":[67],"rules":[68],"others.":[70],"Much":[71],"so":[73],"than":[74,96],"previous":[76],"nodes,":[78],"effects":[80],"parasitics":[82],"must":[83],"be":[84],"addressed":[85],"at":[86],"various":[87],"stages":[88],"flow.":[93],"Nothing":[94],"less":[95],"a":[97],"full":[98],"complexity":[103],"issues":[104],"stop":[108],"productivity":[111],"gap":[112],"from":[113],"growing.":[114]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}