{"id":"https://openalex.org/W2163156766","doi":"https://doi.org/10.1109/iccd.2002.1106743","title":"Physical planning of on-chip interconnect architectures","display_name":"Physical planning of on-chip interconnect architectures","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W2163156766","doi":"https://doi.org/10.1109/iccd.2002.1106743","mag":"2163156766"},"language":"en","primary_location":{"id":"doi:10.1109/iccd.2002.1106743","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2002.1106743","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. IEEE International Conference on Computer Design: VLSI in Computers and Processors","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5115601817","display_name":"Hongyu Chen","orcid":"https://orcid.org/0000-0003-4888-0441"},"institutions":[{"id":"https://openalex.org/I2803209242","display_name":"University of California System","ror":"https://ror.org/00pjdza24","country_code":"US","type":"education","lineage":["https://openalex.org/I2803209242"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hongyu Chen","raw_affiliation_strings":["Department of Computer Science and Engineering, University of California, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, University of California, USA","institution_ids":["https://openalex.org/I2803209242"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5025550960","display_name":"Bo Yao","orcid":"https://orcid.org/0009-0002-2225-9956"},"institutions":[{"id":"https://openalex.org/I2803209242","display_name":"University of California System","ror":"https://ror.org/00pjdza24","country_code":"US","type":"education","lineage":["https://openalex.org/I2803209242"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Bo Yao","raw_affiliation_strings":["Department of Computer Science and Engineering, University of California, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, University of California, USA","institution_ids":["https://openalex.org/I2803209242"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109234652","display_name":"Feng Zhou","orcid":"https://orcid.org/0000-0001-5810-701X"},"institutions":[{"id":"https://openalex.org/I2803209242","display_name":"University of California System","ror":"https://ror.org/00pjdza24","country_code":"US","type":"education","lineage":["https://openalex.org/I2803209242"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Feng Zhou","raw_affiliation_strings":["Department of Computer Science and Engineering, University of California, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, University of California, USA","institution_ids":["https://openalex.org/I2803209242"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111503558","display_name":"Chung-Kuan Cheng","orcid":null},"institutions":[{"id":"https://openalex.org/I2803209242","display_name":"University of California System","ror":"https://ror.org/00pjdza24","country_code":"US","type":"education","lineage":["https://openalex.org/I2803209242"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Chung-Kuan Cheng","raw_affiliation_strings":["Department of Computer Science and Engineering, University of California, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, University of California, USA","institution_ids":["https://openalex.org/I2803209242"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.2363,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.90707974,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"30","last_page":"35"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.7686227560043335},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6852871179580688},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.6815305948257446},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.6376662850379944},{"id":"https://openalex.org/keywords/diagonal","display_name":"Diagonal","score":0.46175241470336914},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.41941988468170166},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.3937346339225769},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.32100898027420044},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10868901014328003},{"id":"https://openalex.org/keywords/wireless","display_name":"Wireless","score":0.10075005888938904}],"concepts":[{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.7686227560043335},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6852871179580688},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.6815305948257446},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.6376662850379944},{"id":"https://openalex.org/C130367717","wikidata":"https://www.wikidata.org/wiki/Q189791","display_name":"Diagonal","level":2,"score":0.46175241470336914},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.41941988468170166},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.3937346339225769},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.32100898027420044},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10868901014328003},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.10075005888938904},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccd.2002.1106743","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2002.1106743","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. IEEE International Conference on Computer Design: VLSI in Computers and Processors","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4000000059604645,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1620770595","https://openalex.org/W1845796877","https://openalex.org/W2035652501","https://openalex.org/W2054938277","https://openalex.org/W2115150830","https://openalex.org/W2128614344","https://openalex.org/W2152484003","https://openalex.org/W2165406695","https://openalex.org/W2165956524","https://openalex.org/W4231916799","https://openalex.org/W4233104582","https://openalex.org/W4245348408","https://openalex.org/W6813828836"],"related_works":["https://openalex.org/W2135584473","https://openalex.org/W2155019192","https://openalex.org/W2014709025","https://openalex.org/W2964223869","https://openalex.org/W2792539140","https://openalex.org/W3125341812","https://openalex.org/W1991674760","https://openalex.org/W1668171714","https://openalex.org/W2765822612","https://openalex.org/W2018755015"],"abstract_inverted_index":{"Interconnect":[0],"architecture":[1],"plays":[2],"an":[3],"important":[4],"role":[5],"in":[6,61],"determining":[7],"the":[8,34,53,56,62,66,124,128,135,158,163],"throughput":[9,35,49,80,95,109,115],"of":[10,55,86,127],"meshed":[11],"communication":[12,21],"structures.":[13],"We":[14],"assume":[15],"a":[16,83,101,117,145],"mesh":[17,92,99,106],"structure":[18],"with":[19],"uniform":[20],"demand":[22],"for":[23,36,130,137],"communication.":[24],"A":[25,73,90],"multi-commodity":[26],"flow":[27],"(MCF)":[28],"model":[29],"is":[30,50,141,157],"proposed":[31],"to":[32,161],"find":[33],"several":[37,45],"different":[38,167],"routing":[39,132,139,151,155],"architectures.":[40],"The":[41,48],"experimental":[42],"results":[43],"reveal":[44],"trends:":[46],"1.":[47],"limited":[51],"by":[52],"capacity":[54,129,136],"middle":[57],"row":[58],"and":[59,100,103,120,134,153],"column":[60],"mesh,":[63],"simply":[64],"enlarging":[65],"congested":[67],"channel":[68],"cannot":[69],"produce":[70],"better":[71],"throughput.":[72],"flexible":[74],"chip":[75,85],"shape":[76],"provides":[77,107],"around":[78],"30%":[79,108],"improvement":[81,96],"over":[82,97],"square":[84],"equal":[87],"area.":[88],"2.":[89],"45-degree":[91,104],"allows":[93],"17%":[94],"90-degree":[98,102],"mixed":[105,118],"improvement.":[110],"3.":[111],"To":[112],"achieve":[113],"maximum":[114],"on":[116,166],"Manhattan":[119,138,154],"diagonal":[121,131,150],"interconnect":[122],"architecture,":[123],"best":[125,159],"ratio":[126],"layers":[133,140,152],"5.6.":[142],"4.":[143],"Incorporating":[144],"simplified":[146],"via":[147],"model,":[148],"interleaving":[149],"layer":[156],"way":[160],"organize":[162],"wiring":[164],"directions":[165],"layers.":[168]},"counts_by_year":[{"year":2012,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}