{"id":"https://openalex.org/W2171072186","doi":"https://doi.org/10.1109/iccd.1994.331986","title":"Improved techniques for MCM layer assignment","display_name":"Improved techniques for MCM layer assignment","publication_year":2002,"publication_date":"2002-12-17","ids":{"openalex":"https://openalex.org/W2171072186","doi":"https://doi.org/10.1109/iccd.1994.331986","mag":"2171072186"},"language":"en","primary_location":{"id":"doi:10.1109/iccd.1994.331986","is_oa":false,"landing_page_url":"http://doi.org/10.1109/iccd.1994.331986","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings 1994 IEEE International Conference on Computer Design: VLSI in Computers and Processors","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5074418418","display_name":"Mohammad Heydari","orcid":"https://orcid.org/0000-0001-6764-4394"},"institutions":[{"id":"https://openalex.org/I183533211","display_name":"University of Wisconsin\u2013Whitewater","ror":"https://ror.org/049hrzs50","country_code":"US","type":"education","lineage":["https://openalex.org/I183533211"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"M.H. Heydari","raw_affiliation_strings":["Dept. of Math. & CS, Wisconsin Univ., Whitewater, WI, USA"],"affiliations":[{"raw_affiliation_string":"Dept. of Math. & CS, Wisconsin Univ., Whitewater, WI, USA","institution_ids":["https://openalex.org/I183533211"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081722763","display_name":"Ioannis G. Tollis","orcid":"https://orcid.org/0000-0002-5507-7692"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"I.G. Tollis","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5111993322","display_name":"Chunliang Xia","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Chunliang Xia","raw_affiliation_strings":[],"affiliations":[]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5074418418"],"corresponding_institution_ids":["https://openalex.org/I183533211"],"apc_list":null,"apc_paid":null,"fwci":0.3394,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.63633277,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"604","last_page":"607"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11797","display_name":"graph theory and CDMA systems","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6420662999153137},{"id":"https://openalex.org/keywords/layer","display_name":"Layer (electronics)","score":0.5818240642547607},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.10490682721138},{"id":"https://openalex.org/keywords/nanotechnology","display_name":"Nanotechnology","score":0.06649830937385559}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6420662999153137},{"id":"https://openalex.org/C2779227376","wikidata":"https://www.wikidata.org/wiki/Q6505497","display_name":"Layer (electronics)","level":2,"score":0.5818240642547607},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.10490682721138},{"id":"https://openalex.org/C171250308","wikidata":"https://www.wikidata.org/wiki/Q11468","display_name":"Nanotechnology","level":1,"score":0.06649830937385559}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccd.1994.331986","is_oa":false,"landing_page_url":"http://doi.org/10.1109/iccd.1994.331986","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings 1994 IEEE International Conference on Computer Design: VLSI in Computers and Processors","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1556480701","https://openalex.org/W1631648894","https://openalex.org/W2082176121","https://openalex.org/W2100969101","https://openalex.org/W2108967711","https://openalex.org/W2112021801","https://openalex.org/W2114165224","https://openalex.org/W2162009815","https://openalex.org/W3145875744"],"related_works":["https://openalex.org/W2899084033","https://openalex.org/W2748952813","https://openalex.org/W2390279801","https://openalex.org/W2358668433","https://openalex.org/W2376932109","https://openalex.org/W2382290278","https://openalex.org/W2350741829","https://openalex.org/W2130043461","https://openalex.org/W2530322880","https://openalex.org/W1596801655"],"abstract_inverted_index":{"Studies":[0],"the":[1,31,42,47,56,65],"layer":[2,13],"assignment":[3,14],"problem":[4],"of":[5,15,33],"multi-chip":[6],"modules":[7],"(MMCs)":[8],"and":[9,17,53],"presents":[10],"algorithms":[11,61],"for":[12,50],"2-terminal":[16],"multiterminal":[18,51],"nets.":[19],"Solutions":[20],"obtained":[21,58],"by":[22,36,59],"our":[23,37,60],"experimental":[24],"results":[25],"show":[26,54],"a":[27],"significant":[28],"reduction":[29],"in":[30,39],"number":[32],"plane-pairs":[34],"required":[35],"algorithms,":[38],"comparison":[40],"with":[41],"previous":[43],"algorithms.":[44],"We":[45],"improve":[46],"upper":[48],"bound":[49],"nets":[52],"that":[55],"solutions":[57],"are":[62],"close":[63],"to":[64],"lower":[66],"bounds.":[67],">":[68]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}