{"id":"https://openalex.org/W2131623151","doi":"https://doi.org/10.1109/iccd.1994.331937","title":"The PowerPC 604 microprocessor design methodology","display_name":"The PowerPC 604 microprocessor design methodology","publication_year":2002,"publication_date":"2002-12-17","ids":{"openalex":"https://openalex.org/W2131623151","doi":"https://doi.org/10.1109/iccd.1994.331937","mag":"2131623151"},"language":"en","primary_location":{"id":"doi:10.1109/iccd.1994.331937","doi":"https://doi.org/10.1109/iccd.1994.331937","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.1994.331937","pdf_url":null,"source":{"id":"https://openalex.org/S7407087827","display_name":"IEEE International Conference on Computer Design: VLSI in Computers and Processors (ICCD)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings 1994 IEEE International Conference on Computer Design: VLSI in Computers and Processors","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5042497787","display_name":"C. Roth","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"C. Roth","raw_affiliation_strings":["Somerset Design Center, Austin, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Somerset Design Center, Austin, TX, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5062142033","display_name":"Ricky Lewelling","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"R. Lewelling","raw_affiliation_strings":["Somerset Design Center, Austin, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Somerset Design Center, Austin, TX, USA","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5048391221","display_name":"T. Brodnax","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"T. Brodnax","raw_affiliation_strings":["Somerset Design Center, Austin, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Somerset Design Center, Austin, TX, USA","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.598,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.64583461,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"404","last_page":"408"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.7695000171661377,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.7695000171661377,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.21250000596046448,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.010099999606609344,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/gate-level-synthesis","display_name":"gate-level synthesis","score":0.7350000143051147},{"id":"https://openalex.org/keywords/simulation","display_name":"simulation","score":0.3140000104904175},{"id":"https://openalex.org/keywords/design-process-tools","display_name":"design process tools","score":0.3790000081062317}],"concepts":[{"id":"https://openalex.org/C56005371","wikidata":"https://www.wikidata.org/wiki/Q209860","display_name":"PowerPC","level":3,"score":0.9982200264930725},{"id":"https://openalex.org/C70388272","wikidata":"https://www.wikidata.org/wiki/Q5968558","display_name":"IBM","level":2,"score":0.5835285782814026},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.5647341012954712},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5109140276908875},{"id":"https://openalex.org/C2777125575","wikidata":"https://www.wikidata.org/wiki/Q14088448","display_name":"Cadence","level":2,"score":0.5079560875892639},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.4401313066482544},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3766394555568695},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.34724417328834534},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.29885196685791016},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.12959977984428406},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.0981135368347168},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.0},{"id":"https://openalex.org/C171250308","wikidata":"https://www.wikidata.org/wiki/Q11468","display_name":"Nanotechnology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccd.1994.331937","doi":"https://doi.org/10.1109/iccd.1994.331937","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.1994.331937","pdf_url":null,"source":{"id":"https://openalex.org/S7407087827","display_name":"IEEE International Conference on Computer Design: VLSI in Computers and Processors (ICCD)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings 1994 IEEE International Conference on Computer Design: VLSI in Computers and Processors","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"sustainable_development_goals_aurora":[{"id":"https://metadata.un.org/sdg/9","score":0.46000000834465027,"display_name":"Industry, innovation and infrastructure"}],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W1974374403","https://openalex.org/W2141946177","https://openalex.org/W2153274745"],"related_works":["https://openalex.org/W3133921371","https://openalex.org/W205041506","https://openalex.org/W36170654","https://openalex.org/W2127399338","https://openalex.org/W2147297306","https://openalex.org/W2053532302","https://openalex.org/W1854252461","https://openalex.org/W2185351929","https://openalex.org/W2983079487","https://openalex.org/W2068921804"],"abstract_inverted_index":{"The":[0,101,130],"PowerPC":[1,17,23,33,40,102,127],"604":[2,41,103],"microprocessor":[3],"design":[4,54,79,91,134],"methodology":[5,135],"represents":[6],"an":[7],"interesting":[8],"evolution":[9],"from":[10,96],"the":[11,16,22,39,110,126],"one":[12],"used":[13,106],"to":[14,29,93,108,112,122,138],"produce":[15],"601":[18,24],"/spl":[19,25,42,104],"mu/P.":[20],"While":[21],"mu/P":[26,43,105],"was":[27],"intended":[28],"provide":[30],"a":[31,45,75,113],"marketable":[32],"product":[34],"as":[35,37],"quickly":[36],"possible,":[38],"had":[44,83],"higher":[46],"performance":[47],"implementation":[48,115],"goal.":[49],"We":[50],"feel":[51],"that":[52],"our":[53,90],"techniques":[55],"were":[56,120],"appropriate":[57],"for":[58],"this":[59,133],"new":[60],"balance":[61],"of":[62,78,118,132],"schedule":[63],"and":[64,74,99,116],"performance.":[65],"New":[66],"challenges":[67],"included":[68],"more":[69],"reliance":[70],"on":[71],"custom":[72],"circuits":[73],"larger":[76],"amount":[77],"data":[80],"than":[81],"we":[82],"previously":[84],"dealt":[85],"with.":[86],"This":[87],"required":[88],"expanding":[89],"process":[92],"include":[94],"tools":[95],"Cadence,":[97],"Motorola,":[98],"IBM.":[100],"synthesis":[107],"transform":[109],"model":[111],"gate-level":[114],"billions":[117],"cycles":[119],"simulated":[121],"ensure":[123],"compliance":[124],"with":[125],"instruction":[128],"set.":[129],"use":[131],"has":[136],"led":[137],"successful":[139],"first":[140],"pass":[141],"silicon.>":[142]},"counts_by_year":[{"year":2014,"cited_by_count":1}],"updated_date":"2026-10-05T09:50:58.205359","created_date":"2025-10-10T00:00:00"}