{"id":"https://openalex.org/W1879281873","doi":"https://doi.org/10.1109/iccd.1992.276282","title":"Sequential circuit design using synthesis and optimization","display_name":"Sequential circuit design using synthesis and optimization","publication_year":2003,"publication_date":"2003-01-02","ids":{"openalex":"https://openalex.org/W1879281873","doi":"https://doi.org/10.1109/iccd.1992.276282","mag":"1879281873"},"language":"en","primary_location":{"id":"doi:10.1109/iccd.1992.276282","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.1992.276282","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings 1992 IEEE International Conference on Computer Design: VLSI in Computers &amp; Processors","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5008480972","display_name":"Ellen Sentovich","orcid":null},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"E.M. Sentovich","raw_affiliation_strings":["Dept. of Electr. Eng. & Comput. Sci., California Univ., Berkeley, CA, USA","Dept. of Electr. Eng. & Comput.Sci., California Univ., Berkeley, CA, USA"],"affiliations":[{"raw_affiliation_string":"Dept. of Electr. Eng. & Comput. Sci., California Univ., Berkeley, CA, USA","institution_ids":["https://openalex.org/I95457486"]},{"raw_affiliation_string":"Dept. of Electr. Eng. & Comput.Sci., California Univ., Berkeley, CA, USA","institution_ids":["https://openalex.org/I95457486"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5107050538","display_name":"K.J. Singh","orcid":"https://orcid.org/0000-0002-6495-1265"},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"K.J. Singh","raw_affiliation_strings":["Department of Electrical Enginieering ancl Computer Science, University of California, Berkeley, CA, USA","Dept. of Electr. Eng. & Comput.Sci., California Univ., Berkeley, CA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Enginieering ancl Computer Science, University of California, Berkeley, CA, USA","institution_ids":["https://openalex.org/I95457486"]},{"raw_affiliation_string":"Dept. of Electr. Eng. & Comput.Sci., California Univ., Berkeley, CA, USA","institution_ids":["https://openalex.org/I95457486"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5073364935","display_name":"Cho W. Moon","orcid":null},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"C. Moon","raw_affiliation_strings":["Department of Electrical Enginieering ancl Computer Science, University of California, Berkeley, CA, USA","Dept. of Electr. Eng. & Comput.Sci., California Univ., Berkeley, CA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Enginieering ancl Computer Science, University of California, Berkeley, CA, USA","institution_ids":["https://openalex.org/I95457486"]},{"raw_affiliation_string":"Dept. of Electr. Eng. & Comput.Sci., California Univ., Berkeley, CA, USA","institution_ids":["https://openalex.org/I95457486"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043552025","display_name":"H. Savoj","orcid":null},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"H. Savoj","raw_affiliation_strings":["Department of Electrical Enginieering ancl Computer Science, University of California, Berkeley, CA, USA","Dept. of Electr. Eng. & Comput.Sci., California Univ., Berkeley, CA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Enginieering ancl Computer Science, University of California, Berkeley, CA, USA","institution_ids":["https://openalex.org/I95457486"]},{"raw_affiliation_string":"Dept. of Electr. Eng. & Comput.Sci., California Univ., Berkeley, CA, USA","institution_ids":["https://openalex.org/I95457486"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064568178","display_name":"Robert K. Brayton","orcid":"https://orcid.org/0000-0002-3861-1718"},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"R.K. Brayton","raw_affiliation_strings":["Department of Electrical Enginieering ancl Computer Science, University of California, Berkeley, CA, USA","Dept. of Electr. Eng. & Comput.Sci., California Univ., Berkeley, CA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Enginieering ancl Computer Science, University of California, Berkeley, CA, USA","institution_ids":["https://openalex.org/I95457486"]},{"raw_affiliation_string":"Dept. of Electr. Eng. & Comput.Sci., California Univ., Berkeley, CA, USA","institution_ids":["https://openalex.org/I95457486"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5088660554","display_name":"Alberto Sangiovanni\u2010Vincentelli","orcid":"https://orcid.org/0000-0003-1298-8389"},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A. Sangiovanni-Vincentelli","raw_affiliation_strings":["Department of Electrical Enginieering ancl Computer Science, University of California, Berkeley, CA, USA","Dept. of Electr. Eng. & Comput.Sci., California Univ., Berkeley, CA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Enginieering ancl Computer Science, University of California, Berkeley, CA, USA","institution_ids":["https://openalex.org/I95457486"]},{"raw_affiliation_string":"Dept. of Electr. Eng. & Comput.Sci., California Univ., Berkeley, CA, USA","institution_ids":["https://openalex.org/I95457486"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5008480972"],"corresponding_institution_ids":["https://openalex.org/I95457486"],"apc_list":null,"apc_paid":null,"fwci":36.7317,"has_fulltext":false,"cited_by_count":613,"citation_normalized_percentile":{"value":0.99925286,"is_in_top_1_percent":true,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":94,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"328","last_page":"333"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7297314405441284},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.6327409744262695},{"id":"https://openalex.org/keywords/table","display_name":"Table (database)","score":0.6143777370452881},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.5420052409172058},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5067530274391174},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.46489304304122925},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.45352137088775635},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.451416015625},{"id":"https://openalex.org/keywords/state","display_name":"State (computer science)","score":0.42872920632362366},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.4225732982158661},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.36517852544784546},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.24431708455085754},{"id":"https://openalex.org/keywords/data-mining","display_name":"Data mining","score":0.17537707090377808}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7297314405441284},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.6327409744262695},{"id":"https://openalex.org/C45235069","wikidata":"https://www.wikidata.org/wiki/Q278425","display_name":"Table (database)","level":2,"score":0.6143777370452881},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.5420052409172058},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5067530274391174},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.46489304304122925},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.45352137088775635},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.451416015625},{"id":"https://openalex.org/C48103436","wikidata":"https://www.wikidata.org/wiki/Q599031","display_name":"State (computer science)","level":2,"score":0.42872920632362366},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.4225732982158661},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.36517852544784546},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.24431708455085754},{"id":"https://openalex.org/C124101348","wikidata":"https://www.wikidata.org/wiki/Q172491","display_name":"Data mining","level":1,"score":0.17537707090377808}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccd.1992.276282","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.1992.276282","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings 1992 IEEE International Conference on Computer Design: VLSI in Computers &amp; Processors","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":28,"referenced_works":["https://openalex.org/W112977481","https://openalex.org/W1486898914","https://openalex.org/W1511688816","https://openalex.org/W1532701284","https://openalex.org/W1546109728","https://openalex.org/W1551597857","https://openalex.org/W2036887642","https://openalex.org/W2080267935","https://openalex.org/W2082909013","https://openalex.org/W2097830678","https://openalex.org/W2098467469","https://openalex.org/W2102947497","https://openalex.org/W2105761964","https://openalex.org/W2120490412","https://openalex.org/W2125490728","https://openalex.org/W2125651818","https://openalex.org/W2135517247","https://openalex.org/W2137108108","https://openalex.org/W2142852319","https://openalex.org/W2144185673","https://openalex.org/W2145785237","https://openalex.org/W2159658760","https://openalex.org/W2163684590","https://openalex.org/W2164832473","https://openalex.org/W3012606751","https://openalex.org/W4242222923","https://openalex.org/W4247231097","https://openalex.org/W6604555388"],"related_works":["https://openalex.org/W29481652","https://openalex.org/W4238178324","https://openalex.org/W4248668797","https://openalex.org/W818963952","https://openalex.org/W1603944672","https://openalex.org/W1851795671","https://openalex.org/W2146663621","https://openalex.org/W2059422871","https://openalex.org/W1966764473","https://openalex.org/W3114476551"],"abstract_inverted_index":{"A":[0],"description":[1,24],"is":[2,71],"given":[3],"of":[4,13,25,62,67,75,113],"SIS,":[5,53],"an":[6,31],"interactive":[7],"tool":[8,107],"for":[9,108],"synthesis":[10,110],"and":[11,47,77,102,104,111],"optimization":[12,81,112],"sequential":[14,27,41,114],"circuits.":[15],"Given":[16],"a":[17,22,26,60,93,106],"state":[18],"transition":[19],"table":[20],"or":[21],"logic-level":[23],"circuit,":[28],"SIS":[29,89],"produces":[30],"optimized":[32],"net-list":[33],"in":[34],"the":[35,40,55,68],"target":[36],"technology":[37],"while":[38],"preserving":[39],"input-output":[42],"behavior.":[43],"Many":[44],"different":[45],"programs":[46],"algorithms":[48,98],"have":[49],"been":[50],"integrated":[51],"into":[52],"allowing":[54],"user":[56],"to":[57],"choose":[58],"among":[59],"variety":[61],"techniques":[63,82],"at":[64],"each":[65],"stage":[66],"process.":[69],"It":[70],"built":[72],"on":[73],"top":[74],"MISII":[76],"includes":[78],"all":[79],"(combinational)":[80],"therein":[83],"as":[84,86,91,105],"well":[85],"many":[87],"enhancements.":[88],"serves":[90],"both":[92],"framework":[94],"within":[95],"which":[96],"various":[97],"can":[99],"be":[100],"tested":[101],"compared":[103],"automatic":[109],"circuits.<":[115],"<ETX":[116],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[117],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">&gt;</ETX>":[118]},"counts_by_year":[{"year":2025,"cited_by_count":7},{"year":2024,"cited_by_count":8},{"year":2023,"cited_by_count":4},{"year":2022,"cited_by_count":6},{"year":2021,"cited_by_count":10},{"year":2020,"cited_by_count":8},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":5},{"year":2016,"cited_by_count":5},{"year":2015,"cited_by_count":4},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":5},{"year":2012,"cited_by_count":2}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}