{"id":"https://openalex.org/W2120673694","doi":"https://doi.org/10.1109/iccd.1990.130223","title":"Design and application trade-offs between high-density and high-speed ASICs","display_name":"Design and application trade-offs between high-density and high-speed ASICs","publication_year":2002,"publication_date":"2002-12-04","ids":{"openalex":"https://openalex.org/W2120673694","doi":"https://doi.org/10.1109/iccd.1990.130223","mag":"2120673694"},"language":"en","primary_location":{"id":"doi:10.1109/iccd.1990.130223","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.1990.130223","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings., 1990 IEEE International Conference on Computer Design: VLSI in Computers and Processors","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5019313459","display_name":"Patrick Lampin","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"P. Lampin","raw_affiliation_strings":["IBM General Technology Division, Corbeil-Essonnes, France"],"affiliations":[{"raw_affiliation_string":"IBM General Technology Division, Corbeil-Essonnes, France","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017455236","display_name":"J.C. Le Garrec","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"J.C. Le Garrec","raw_affiliation_strings":["IBM General Technology Division, Corbeil-Essonnes, France"],"affiliations":[{"raw_affiliation_string":"IBM General Technology Division, Corbeil-Essonnes, France","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048058647","display_name":"C. Marion","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"C. Marion","raw_affiliation_strings":["IBM General Technology Division, Corbeil-Essonnes, France"],"affiliations":[{"raw_affiliation_string":"IBM General Technology Division, Corbeil-Essonnes, France","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5008032455","display_name":"J.P. Mifsud","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"J.P. Mifsud","raw_affiliation_strings":["IBM General Technology Division, Corbeil-Essonnes, France"],"affiliations":[{"raw_affiliation_string":"IBM General Technology Division, Corbeil-Essonnes, France","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007107269","display_name":"T. Mille","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"T. Mille","raw_affiliation_strings":["IBM General Technology Division, Corbeil-Essonnes, France"],"affiliations":[{"raw_affiliation_string":"IBM General Technology Division, Corbeil-Essonnes, France","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031407113","display_name":"S. Nicot","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"S. Nicot","raw_affiliation_strings":["IBM General Technology Division, Corbeil-Essonnes, France"],"affiliations":[{"raw_affiliation_string":"IBM General Technology Division, Corbeil-Essonnes, France","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061653003","display_name":"B. Rousseau","orcid":"https://orcid.org/0000-0001-7096-9069"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"B. Rousseau","raw_affiliation_strings":["IBM General Technology Division, Corbeil-Essonnes, France"],"affiliations":[{"raw_affiliation_string":"IBM General Technology Division, Corbeil-Essonnes, France","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5083440076","display_name":"R. Saura","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"R. Saura","raw_affiliation_strings":["IBM General Technology Division, Corbeil-Essonnes, France"],"affiliations":[{"raw_affiliation_string":"IBM General Technology Division, Corbeil-Essonnes, France","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5082777853","display_name":"T. Tatry","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"T. Tatry","raw_affiliation_strings":["IBM General Technology Division, Corbeil-Essonnes, France"],"affiliations":[{"raw_affiliation_string":"IBM General Technology Division, Corbeil-Essonnes, France","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031736676","display_name":"C.J. Glossner","orcid":null},"institutions":[{"id":"https://openalex.org/I1341412227","display_name":"IBM (United States)","ror":"https://ror.org/05hh8d621","country_code":"US","type":"company","lineage":["https://openalex.org/I1341412227"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"C.J. Glossner","raw_affiliation_strings":["IBM General Technology Division, Essex Junction, VT, USA"],"affiliations":[{"raw_affiliation_string":"IBM General Technology Division, Essex Junction, VT, USA","institution_ids":["https://openalex.org/I1341412227"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5033568473","display_name":"R.D. Kilmoyer","orcid":null},"institutions":[{"id":"https://openalex.org/I1341412227","display_name":"IBM (United States)","ror":"https://ror.org/05hh8d621","country_code":"US","type":"company","lineage":["https://openalex.org/I1341412227"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"R.D. Kilmoyer","raw_affiliation_strings":["IBM General Technology Division, Essex Junction, VT, USA"],"affiliations":[{"raw_affiliation_string":"IBM General Technology Division, Essex Junction, VT, USA","institution_ids":["https://openalex.org/I1341412227"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":11,"corresponding_author_ids":["https://openalex.org/A5019313459"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.2065,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.46665898,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"220","issue":null,"first_page":"269","last_page":"272"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.9223443865776062},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.7041817903518677},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.5760229229927063},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5739319324493408},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5412501692771912},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.49537479877471924},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.46710219979286194},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.44724148511886597},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4308801293373108},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4123501181602478},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.25530266761779785},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2544090747833252},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.13978257775306702},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.09568676352500916}],"concepts":[{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.9223443865776062},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.7041817903518677},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.5760229229927063},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5739319324493408},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5412501692771912},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.49537479877471924},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.46710219979286194},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.44724148511886597},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4308801293373108},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4123501181602478},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.25530266761779785},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2544090747833252},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.13978257775306702},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.09568676352500916}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccd.1990.130223","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.1990.130223","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings., 1990 IEEE International Conference on Computer Design: VLSI in Computers and Processors","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Life below water","score":0.8199999928474426,"id":"https://metadata.un.org/sdg/14"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1978510333","https://openalex.org/W1983306971","https://openalex.org/W1991035950","https://openalex.org/W1998334532","https://openalex.org/W2004437077","https://openalex.org/W2019400406","https://openalex.org/W2024060531","https://openalex.org/W2115502122","https://openalex.org/W4253398758","https://openalex.org/W6651354974"],"related_works":["https://openalex.org/W2368609622","https://openalex.org/W2183559057","https://openalex.org/W8358306","https://openalex.org/W2216584887","https://openalex.org/W2501578203","https://openalex.org/W2113108952","https://openalex.org/W3200538824","https://openalex.org/W2006106470","https://openalex.org/W1977643363","https://openalex.org/W309165247"],"abstract_inverted_index":{"Two":[0],"CMOS":[1],"application-specific":[2],"integrated":[3],"circuit":[4],"(ASIC)":[5],"families":[6,104],"are":[7,83,94],"presented.":[8],"The":[9,50],"first":[10],"ASIC":[11,52,114],"family":[12,53],"with":[13,54,67],"1.0":[14],"mu":[15,56],"m":[16,57],"channel":[17,58],"length,":[18],"is":[19],"based":[20],"on":[21,97,106],"a":[22,27],"sea-of-cells":[23],"(SOC)":[24],"architecture":[25],"and":[26,41,71,78,105,112],"double-level-metal":[28],"(DLM)":[29],"structure.":[30],"It":[31],"offers":[32,60],"chip":[33],"density":[34],"up":[35,61],"to":[36,62,85],"100":[37],"K":[38,64],"wirable":[39,65],"circuits":[40],"higher":[42],"I/O":[43],"pin":[44],"count":[45],"using":[46],"plastic-flat-pack":[47],"(PFP)":[48],"packaging.":[49],"second":[51],"0.5":[55],"length":[59],"75":[63],"gates":[66],"boundary":[68],"scan":[69],"I/Os":[70],"array":[72],"built-in":[73],"self-test":[74],"(ABIST).":[75],"Single-chip-module":[76],"(SCM),":[77],"multiple-chip-module":[79],"(MCM)":[80],"pin-in-hole":[81],"packages":[82],"used":[84],"save":[86],"space":[87],"at":[88],"the":[89,98,107],"card":[90],"level.":[91],"Specific":[92],"features":[93],"described,":[95],"focusing":[96],"complementarity":[99],"offering":[100],"of":[101],"these":[102],"two":[103],"design":[108],"tradeoffs":[109],"between":[110],"high-density":[111],"high-speed":[113],"applications.<":[115],"<ETX":[116],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[117],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">&gt;</ETX>":[118]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}