{"id":"https://openalex.org/W2122108338","doi":"https://doi.org/10.1109/iccd.1990.130152","title":"Automatic layout generation for mixed analog-digital VLSI neural chips","display_name":"Automatic layout generation for mixed analog-digital VLSI neural chips","publication_year":2002,"publication_date":"2002-12-04","ids":{"openalex":"https://openalex.org/W2122108338","doi":"https://doi.org/10.1109/iccd.1990.130152","mag":"2122108338"},"language":"en","primary_location":{"id":"doi:10.1109/iccd.1990.130152","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.1990.130152","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings., 1990 IEEE International Conference on Computer Design: VLSI in Computers and Processors","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5019205988","display_name":"D.J. Chen","orcid":null},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"D.J. Chen","raw_affiliation_strings":["Department of Electrical Engineering, Signal and Image Processing Institute and National Center for Integrated Photonic Technology, University of Southern California, Los Angeles, CA, USA","Dept. of Electr. Eng. Univ. of Southern California, Los Angeles, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Signal and Image Processing Institute and National Center for Integrated Photonic Technology, University of Southern California, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I1174212"]},{"raw_affiliation_string":"Dept. of Electr. Eng. Univ. of Southern California, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I1174212"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5086274866","display_name":"B.J. Sheu","orcid":"https://orcid.org/0000-0002-4405-2350"},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"B.J. Sheu","raw_affiliation_strings":["Department of Electrical Engineering, Signal and Image Processing Institute and National Center for Integrated Photonic Technology, University of Southern California, Los Angeles, CA, USA","Dept. of Electr. Eng. Univ. of Southern California, Los Angeles, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Signal and Image Processing Institute and National Center for Integrated Photonic Technology, University of Southern California, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I1174212"]},{"raw_affiliation_string":"Dept. of Electr. Eng. Univ. of Southern California, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I1174212"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I1174212"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"29","last_page":"32"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10320","display_name":"Neural Networks and Applications","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10320","display_name":"Neural Networks and Applications","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9923999905586243,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7251893281936646},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.7243783473968506},{"id":"https://openalex.org/keywords/floorplan","display_name":"Floorplan","score":0.6969349384307861},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.6703200340270996},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5010135173797607},{"id":"https://openalex.org/keywords/router","display_name":"Router","score":0.44172167778015137},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.43592286109924316},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.41724109649658203},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4152109622955322},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.34537023305892944},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.28325775265693665},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.2832459807395935},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.26682084798812866},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.07909837365150452}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7251893281936646},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.7243783473968506},{"id":"https://openalex.org/C130145326","wikidata":"https://www.wikidata.org/wiki/Q1553985","display_name":"Floorplan","level":2,"score":0.6969349384307861},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.6703200340270996},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5010135173797607},{"id":"https://openalex.org/C2775896111","wikidata":"https://www.wikidata.org/wiki/Q642560","display_name":"Router","level":2,"score":0.44172167778015137},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.43592286109924316},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.41724109649658203},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4152109622955322},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.34537023305892944},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.28325775265693665},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.2832459807395935},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.26682084798812866},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.07909837365150452},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccd.1990.130152","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.1990.130152","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings., 1990 IEEE International Conference on Computer Design: VLSI in Computers and Processors","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/11","display_name":"Sustainable cities and communities","score":0.4399999976158142}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W109661502","https://openalex.org/W1578671836","https://openalex.org/W1640200597","https://openalex.org/W2062902020","https://openalex.org/W2097117508","https://openalex.org/W2102227134","https://openalex.org/W2110514755","https://openalex.org/W2169079216","https://openalex.org/W4234113102","https://openalex.org/W6604431684"],"related_works":["https://openalex.org/W2133901311","https://openalex.org/W2087871358","https://openalex.org/W2136768364","https://openalex.org/W4386643835","https://openalex.org/W2120361800","https://openalex.org/W2182445672","https://openalex.org/W2124495928","https://openalex.org/W2098218272","https://openalex.org/W2096129555","https://openalex.org/W2097517502"],"abstract_inverted_index":{"A":[0,17],"systematic":[1],"approach":[2],"to":[3,68],"automatic":[4],"layout":[5,19,50,59],"generation":[6,60],"for":[7,43,79],"the":[8,58,65],"emerging":[9],"mixed":[10],"analog-digital":[11],"VLSI":[12,49],"neural":[13,44,83,87,97],"systems":[14],"is":[15],"described.":[16],"macro-cell":[18],"methodology":[20],"based":[21],"on":[22,61,94],"a":[23,29,35,95],"hierarchical":[24],"floorplanning":[25],"and":[26,34,54,73,85],"placement":[27],"procedure,":[28],"constraint-driven":[30],"analog":[31,48],"module":[32],"generator,":[33],"priority-based":[36],"block":[37],"router":[38],"have":[39,89],"been":[40,90],"exclusively":[41],"developed":[42],"chip":[45],"implementation.":[46],"Special":[47],"constraints":[51],"are":[52,99],"analyzed":[53],"properly":[55],"incorporated":[56],"into":[57],"each":[62],"level":[63],"of":[64],"circuit":[66,98],"hierarchy":[67],"achieve":[69],"both":[70],"high":[71],"performance":[72],"overall":[74],"area":[75],"efficiency.":[76],"The":[77],"floorplans":[78],"single-layer":[80],"fully-connected":[81],"Hopfield":[82],"chips":[84,88],"multiple-layer":[86],"developed.":[91],"Experimental":[92],"results":[93],"16-neuron":[96],"presented.<":[100],"<ETX":[101],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[102],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">&gt;</ETX>":[103]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2017,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}