{"id":"https://openalex.org/W2160564577","doi":"https://doi.org/10.1109/iccd.1989.63416","title":"Digital and analog integrated-circuit design with built-in reliability","display_name":"Digital and analog integrated-circuit design with built-in reliability","publication_year":2003,"publication_date":"2003-01-07","ids":{"openalex":"https://openalex.org/W2160564577","doi":"https://doi.org/10.1109/iccd.1989.63416","mag":"2160564577"},"language":"en","primary_location":{"id":"doi:10.1109/iccd.1989.63416","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.1989.63416","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings 1989 IEEE International Conference on Computer Design: VLSI in Computers and Processors","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5088497515","display_name":"W.-J. Hsu","orcid":null},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"W.-J. Hsu","raw_affiliation_strings":["Department of Electrical Engineering and Information Sciences Institute, University of Southern California, Los Angeles, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Information Sciences Institute, University of Southern California, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I1174212"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5086274866","display_name":"B.J. Sheu","orcid":"https://orcid.org/0000-0002-4405-2350"},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"B.J. Sheu","raw_affiliation_strings":["Department of Electrical Engineering and Information Sciences Institute, University of Southern California, Los Angeles, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Information Sciences Institute, University of Southern California, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I1174212"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5046933390","display_name":"V.C. Tyree","orcid":null},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"V.C. Tyree","raw_affiliation_strings":["Information Sciences Institute, University of Southern California, Marina del Rey, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Information Sciences Institute, University of Southern California, Marina del Rey, CA, USA","institution_ids":["https://openalex.org/I1174212"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I1174212"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"ed 32","issue":null,"first_page":"496","last_page":"499"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.7894607782363892},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.762469470500946},{"id":"https://openalex.org/keywords/electromigration","display_name":"Electromigration","score":0.6462759971618652},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5852382183074951},{"id":"https://openalex.org/keywords/circuit-reliability","display_name":"Circuit reliability","score":0.5760161280632019},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.5706736445426941},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.530378520488739},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4828979969024658},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.4691936671733856},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4245380163192749},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.41080382466316223},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.24325093626976013},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.21709704399108887},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.20150154829025269}],"concepts":[{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.7894607782363892},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.762469470500946},{"id":"https://openalex.org/C138055206","wikidata":"https://www.wikidata.org/wiki/Q1319010","display_name":"Electromigration","level":2,"score":0.6462759971618652},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5852382183074951},{"id":"https://openalex.org/C2778309119","wikidata":"https://www.wikidata.org/wiki/Q5121614","display_name":"Circuit reliability","level":4,"score":0.5760161280632019},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.5706736445426941},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.530378520488739},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4828979969024658},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.4691936671733856},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4245380163192749},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.41080382466316223},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24325093626976013},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.21709704399108887},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.20150154829025269},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccd.1989.63416","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.1989.63416","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings 1989 IEEE International Conference on Computer Design: VLSI in Computers and Processors","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1649893123","https://openalex.org/W1979225643","https://openalex.org/W2009945983","https://openalex.org/W2013460179","https://openalex.org/W2054402678","https://openalex.org/W2063086273","https://openalex.org/W2150891948"],"related_works":["https://openalex.org/W2108703634","https://openalex.org/W2086910809","https://openalex.org/W3094065812","https://openalex.org/W2071520186","https://openalex.org/W2102295724","https://openalex.org/W2007694591","https://openalex.org/W1729452595","https://openalex.org/W2108010191","https://openalex.org/W2114942185","https://openalex.org/W1834722398"],"abstract_inverted_index":{"A":[0,38],"novel":[1],"approach":[2],"to":[3,28],"the":[4],"design":[5],"of":[6],"digital":[7],"and":[8,31,36,44,50],"analog":[9],"VLSI":[10,24],"with":[11],"built-in":[12],"reliability":[13,17,34,41],"is":[14],"presented.":[15],"Physics-based":[16],"models":[18],"for":[19],"key":[20],"failure":[21],"mechanisms":[22],"in":[23],"circuits":[25],"are":[26,54],"used":[27],"achieve":[29],"accurate":[30],"efficient":[32],"circuit-level":[33],"prediction":[35],"improvement.":[37],"prototype":[39],"integrated-circuit":[40],"simulator":[42],"(RELY)":[43],"experimental":[45],"results":[46],"on":[47],"hot-carrier":[48],"damage":[49],"metal":[51],"electromigration":[52],"effects":[53],"presented.<":[55],"<ETX":[56],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[57],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">&gt;</ETX>":[58]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}