{"id":"https://openalex.org/W1640200597","doi":"https://doi.org/10.1109/iccd.1989.63321","title":"SLAM: a smart analog module layout generator for mixed analog-digital VLSI design","display_name":"SLAM: a smart analog module layout generator for mixed analog-digital VLSI design","publication_year":2003,"publication_date":"2003-01-07","ids":{"openalex":"https://openalex.org/W1640200597","doi":"https://doi.org/10.1109/iccd.1989.63321","mag":"1640200597"},"language":"en","primary_location":{"id":"doi:10.1109/iccd.1989.63321","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.1989.63321","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings 1989 IEEE International Conference on Computer Design: VLSI in Computers and Processors","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5019205988","display_name":"D.J. Chen","orcid":null},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"D.J. Chen","raw_affiliation_strings":["Department of Electrical Engineering and Information Sciences Institute, University of Southern California, Los Angeles, CA, USA","[University of Southern California Los, Angeles, CA, USA]"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Information Sciences Institute, University of Southern California, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I1174212"]},{"raw_affiliation_string":"[University of Southern California Los, Angeles, CA, USA]","institution_ids":["https://openalex.org/I1174212"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044117366","display_name":"J.-C. Lee","orcid":null},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"J.-C. Lee","raw_affiliation_strings":["Department of Electrical Engineering and Information Sciences Institute, University of Southern California, Los Angeles, CA, USA","[University of Southern California Los, Angeles, CA, USA]"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Information Sciences Institute, University of Southern California, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I1174212"]},{"raw_affiliation_string":"[University of Southern California Los, Angeles, CA, USA]","institution_ids":["https://openalex.org/I1174212"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5086274866","display_name":"B.J. Sheu","orcid":"https://orcid.org/0000-0002-4405-2350"},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"B.J. Sheu","raw_affiliation_strings":["Department of Electrical Engineering and Information Sciences Institute, University of Southern California, Los Angeles, CA, USA","[University of Southern California Los, Angeles, CA, USA]"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Information Sciences Institute, University of Southern California, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I1174212"]},{"raw_affiliation_string":"[University of Southern California Los, Angeles, CA, USA]","institution_ids":["https://openalex.org/I1174212"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5019205988"],"corresponding_institution_ids":["https://openalex.org/I1174212"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.06732304,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"24","last_page":"27"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12111","display_name":"Industrial Vision Systems and Defect Detection","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/2209","display_name":"Industrial and Manufacturing Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.8040382862091064},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6630707383155823},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.62674880027771},{"id":"https://openalex.org/keywords/generator","display_name":"Generator (circuit theory)","score":0.5558068156242371},{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.5492656826972961},{"id":"https://openalex.org/keywords/operational-amplifier","display_name":"Operational amplifier","score":0.5013628005981445},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.4360314607620239},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.42748916149139404},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.37404441833496094},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.371057391166687},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3681749701499939},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3316423296928406},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2739659547805786},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2348245084285736},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.215366393327713},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08469277620315552},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.07495135068893433},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.073314368724823}],"concepts":[{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.8040382862091064},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6630707383155823},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.62674880027771},{"id":"https://openalex.org/C2780992000","wikidata":"https://www.wikidata.org/wiki/Q17016113","display_name":"Generator (circuit theory)","level":3,"score":0.5558068156242371},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.5492656826972961},{"id":"https://openalex.org/C145366948","wikidata":"https://www.wikidata.org/wiki/Q178947","display_name":"Operational amplifier","level":4,"score":0.5013628005981445},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.4360314607620239},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.42748916149139404},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.37404441833496094},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.371057391166687},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3681749701499939},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3316423296928406},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2739659547805786},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2348245084285736},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.215366393327713},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08469277620315552},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.07495135068893433},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.073314368724823},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccd.1989.63321","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.1989.63321","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings 1989 IEEE International Conference on Computer Design: VLSI in Computers and Processors","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.4099999964237213,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W109661502","https://openalex.org/W2094042791","https://openalex.org/W2106024901","https://openalex.org/W2106118363","https://openalex.org/W2113929699","https://openalex.org/W2126694188","https://openalex.org/W2132861194","https://openalex.org/W2144341218","https://openalex.org/W2147108441","https://openalex.org/W2563011775","https://openalex.org/W4256007160","https://openalex.org/W6604431684"],"related_works":["https://openalex.org/W4283025278","https://openalex.org/W4205718258","https://openalex.org/W1989674257","https://openalex.org/W2499505660","https://openalex.org/W2167327848","https://openalex.org/W4244211680","https://openalex.org/W2561828749","https://openalex.org/W2120134802","https://openalex.org/W4249015575","https://openalex.org/W2182902953"],"abstract_inverted_index":{"A":[0],"tool":[1],"for":[2,18,32],"the":[3,19],"smart":[4],"layout":[5,16,38],"of":[6],"analog":[7,15,52],"modules,":[8],"which":[9],"aims":[10],"to":[11],"provide":[12],"a":[13],"flexible":[14],"solution":[17],"mixed":[20],"analog-digital":[21],"VLSI":[22,53],"design":[23],"environment,":[24],"is":[25],"described.":[26],"New":[27],"algorithms":[28],"have":[29],"been":[30],"developed":[31],"novel":[33],"primitive":[34],"cell":[35],"recognition,":[36],"intelligent":[37],"and":[39,42,47,59],"detail":[40],"routing,":[41],"performance-driven":[43],"optimization.":[44],"Software":[45],"implementation":[46],"experimental":[48],"results":[49],"on":[50],"several":[51],"modules":[54],"such":[55],"as":[56],"operational":[57],"amplifiers":[58],"voltage-controlled":[60],"oscillators":[61],"are":[62],"presented.<":[63],"<ETX":[64],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[65],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">&gt;</ETX>":[66]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}