{"id":"https://openalex.org/W2106024901","doi":"https://doi.org/10.1109/iccd.1988.25657","title":"Knowledge-based analog circuit synthesis with flexible architecture","display_name":"Knowledge-based analog circuit synthesis with flexible architecture","publication_year":2003,"publication_date":"2003-01-06","ids":{"openalex":"https://openalex.org/W2106024901","doi":"https://doi.org/10.1109/iccd.1988.25657","mag":"2106024901"},"language":"en","primary_location":{"id":"doi:10.1109/iccd.1988.25657","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.1988.25657","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings 1988 IEEE International Conference on Computer Design: VLSI","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5065025528","display_name":"Anna Fung","orcid":null},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"A.H. Fung","raw_affiliation_strings":["Department of Electrical Engineering and Information Sciences Institute, University of Southern California, Los Angeles, CA, USA","Dept. of Electr. Eng. Univ. of Southern California, Los Angeles, CA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Information Sciences Institute, University of Southern California, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I1174212"]},{"raw_affiliation_string":"Dept. of Electr. Eng. Univ. of Southern California, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I1174212"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5019205988","display_name":"D.J. Chen","orcid":null},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"D.J. Chen","raw_affiliation_strings":["Department of Electrical Engineering and Information Sciences Institute, University of Southern California, Los Angeles, CA, USA","Dept. of Electr. Eng. Univ. of Southern California, Los Angeles, CA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Information Sciences Institute, University of Southern California, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I1174212"]},{"raw_affiliation_string":"Dept. of Electr. Eng. Univ. of Southern California, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I1174212"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111892220","display_name":"Yinlong Li","orcid":null},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Y.-N. Li","raw_affiliation_strings":["Dept. of Electr. Eng., Univ. of Southern California, Los Angeles, CA, USA","Dept. of Electr. Eng. Univ. of Southern California, Los Angeles, CA, USA"],"affiliations":[{"raw_affiliation_string":"Dept. of Electr. Eng., Univ. of Southern California, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I1174212"]},{"raw_affiliation_string":"Dept. of Electr. Eng. Univ. of Southern California, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I1174212"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5086274866","display_name":"B.J. Sheu","orcid":"https://orcid.org/0000-0002-4405-2350"},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"B.J. Sheu","raw_affiliation_strings":["Department of Electrical Engineering and Information Sciences Institute, University of Southern California, Los Angeles, CA, USA","Dept. of Electr. Eng. Univ. of Southern California, Los Angeles, CA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Information Sciences Institute, University of Southern California, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I1174212"]},{"raw_affiliation_string":"Dept. of Electr. Eng. Univ. of Southern California, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I1174212"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5065025528"],"corresponding_institution_ids":["https://openalex.org/I1174212"],"apc_list":null,"apc_paid":null,"fwci":1.3909,"has_fulltext":false,"cited_by_count":23,"citation_normalized_percentile":{"value":0.82147109,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"48","last_page":"51"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9939000010490417,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9909999966621399,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6542143821716309},{"id":"https://openalex.org/keywords/generator","display_name":"Generator (circuit theory)","score":0.594305694103241},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.5739461183547974},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.5122002959251404},{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.5078840851783752},{"id":"https://openalex.org/keywords/expert-system","display_name":"Expert system","score":0.4965522885322571},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.48689261078834534},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.4513309895992279},{"id":"https://openalex.org/keywords/automation","display_name":"Automation","score":0.45037710666656494},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.43302780389785767},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4272368550300598},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4261765480041504},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.41861313581466675},{"id":"https://openalex.org/keywords/operational-amplifier","display_name":"Operational amplifier","score":0.41720956563949585},{"id":"https://openalex.org/keywords/design-layout-record","display_name":"Design layout record","score":0.41628164052963257},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.37057656049728394},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.33332476019859314},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.32378631830215454},{"id":"https://openalex.org/keywords/circuit-extraction","display_name":"Circuit extraction","score":0.3022639751434326},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.3020871877670288},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2927963137626648},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.23759737610816956},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.22474178671836853},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.21199026703834534},{"id":"https://openalex.org/keywords/equivalent-circuit","display_name":"Equivalent circuit","score":0.1908266544342041},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.09903115034103394},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.08643049001693726}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6542143821716309},{"id":"https://openalex.org/C2780992000","wikidata":"https://www.wikidata.org/wiki/Q17016113","display_name":"Generator (circuit theory)","level":3,"score":0.594305694103241},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.5739461183547974},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.5122002959251404},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.5078840851783752},{"id":"https://openalex.org/C58328972","wikidata":"https://www.wikidata.org/wiki/Q184609","display_name":"Expert system","level":2,"score":0.4965522885322571},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.48689261078834534},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.4513309895992279},{"id":"https://openalex.org/C115901376","wikidata":"https://www.wikidata.org/wiki/Q184199","display_name":"Automation","level":2,"score":0.45037710666656494},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.43302780389785767},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4272368550300598},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4261765480041504},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.41861313581466675},{"id":"https://openalex.org/C145366948","wikidata":"https://www.wikidata.org/wiki/Q178947","display_name":"Operational amplifier","level":4,"score":0.41720956563949585},{"id":"https://openalex.org/C179145894","wikidata":"https://www.wikidata.org/wiki/Q5264353","display_name":"Design layout record","level":5,"score":0.41628164052963257},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.37057656049728394},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.33332476019859314},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.32378631830215454},{"id":"https://openalex.org/C26490066","wikidata":"https://www.wikidata.org/wiki/Q17006835","display_name":"Circuit extraction","level":4,"score":0.3022639751434326},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.3020871877670288},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2927963137626648},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23759737610816956},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.22474178671836853},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.21199026703834534},{"id":"https://openalex.org/C23572009","wikidata":"https://www.wikidata.org/wiki/Q964981","display_name":"Equivalent circuit","level":3,"score":0.1908266544342041},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.09903115034103394},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.08643049001693726},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccd.1988.25657","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.1988.25657","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings 1988 IEEE International Conference on Computer Design: VLSI","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.4099999964237213,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W606412753","https://openalex.org/W1492482539","https://openalex.org/W1564201208","https://openalex.org/W1994218207","https://openalex.org/W2001822849","https://openalex.org/W2014694802","https://openalex.org/W2080819077","https://openalex.org/W2144341218","https://openalex.org/W3147616483","https://openalex.org/W6629330641"],"related_works":["https://openalex.org/W2376028644","https://openalex.org/W1605062719","https://openalex.org/W2044122268","https://openalex.org/W2102933388","https://openalex.org/W4321510758","https://openalex.org/W1999810416","https://openalex.org/W2393658466","https://openalex.org/W2743305891","https://openalex.org/W2383563100","https://openalex.org/W2304374807"],"abstract_inverted_index":{"A":[0],"prototype":[1],"knowledge-based":[2],"analog-circuit":[3],"synthesis":[4],"system":[5,10,66],"is":[6,28,53],"presented.":[7],"An":[8,64],"expert":[9,65],"has":[11],"been":[12,88],"developed":[13,89],"to":[14,43,102],"act":[15],"as":[16],"a":[17,72,79],"design":[18,24,70,95],"assistant":[19],"in":[20],"an":[21],"iterative":[22],"analog":[23,61,93],"process.":[25],"Design":[26],"flexibility":[27],"greatly":[29],"enhanced":[30],"by":[31],"adopting":[32],"the":[33,37,50,69,91,104,107],"self-reconstructing":[34],"technique":[35],"for":[36,67,82,90],"flexible":[38],"architecture":[39],"approach.":[40],"Being":[41],"able":[42],"recognize":[44],"critical":[45],"nodes":[46],"and":[47,78],"circuit":[48,83],"primitives,":[49],"layout":[51,62,80,84],"generator":[52,81],"capable":[54],"of":[55,71,106],"generating":[56],"compact":[57],"layouts":[58],"with":[59],"special":[60],"considerations.":[63],"assisting":[68],"two-stage":[73],"CMOS":[74],"operation":[75],"amplifier,":[76],"CAMP,":[77],"generations,":[85],"LAMP,":[86],"have":[87],"expert-system-based":[92],"IC":[94],"automation":[96],"environment.":[97],"Experimental":[98],"results":[99],"are":[100],"shown":[101],"demonstrate":[103],"capabilities":[105],"system.<":[108],"<ETX":[109],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[110],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">&gt;</ETX>":[111]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}