{"id":"https://openalex.org/W4404030234","doi":"https://doi.org/10.1109/icccnt61001.2024.10726252","title":"Implementation of XOR Gate using AOI model by Reconfigurable Artificial Neural Network on FPGA","display_name":"Implementation of XOR Gate using AOI model by Reconfigurable Artificial Neural Network on FPGA","publication_year":2024,"publication_date":"2024-06-24","ids":{"openalex":"https://openalex.org/W4404030234","doi":"https://doi.org/10.1109/icccnt61001.2024.10726252"},"language":"en","primary_location":{"id":"doi:10.1109/icccnt61001.2024.10726252","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/icccnt61001.2024.10726252","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 15th International Conference on Computing Communication and Networking Technologies (ICCCNT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5108214033","display_name":"S. Saini","orcid":null},"institutions":[{"id":"https://openalex.org/I3129773123","display_name":"Bennett University","ror":"https://ror.org/00an5hx75","country_code":"IN","type":"education","lineage":["https://openalex.org/I3129773123"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Sunny Saini","raw_affiliation_strings":["Bennett University,Dept of Electronics and Communication Engineering,Greater Noida,India"],"affiliations":[{"raw_affiliation_string":"Bennett University,Dept of Electronics and Communication Engineering,Greater Noida,India","institution_ids":["https://openalex.org/I3129773123"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013946741","display_name":"Rama Komaragiri","orcid":"https://orcid.org/0000-0002-0468-8506"},"institutions":[{"id":"https://openalex.org/I3129773123","display_name":"Bennett University","ror":"https://ror.org/00an5hx75","country_code":"IN","type":"education","lineage":["https://openalex.org/I3129773123"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Rama S. Komaragiri","raw_affiliation_strings":["Bennett University,Dept of Electronics and Communication Engineering,Greater Noida,India"],"affiliations":[{"raw_affiliation_string":"Bennett University,Dept of Electronics and Communication Engineering,Greater Noida,India","institution_ids":["https://openalex.org/I3129773123"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048924732","display_name":"Shailesh Singh Chouhan","orcid":"https://orcid.org/0000-0002-6055-3198"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Shailesh Singh Chouhan","raw_affiliation_strings":["Luleå University of Technology,Cyber Physical System, EISLAB, SRT, Luleå,Luleå,Sweden"],"affiliations":[{"raw_affiliation_string":"Luleå University of Technology,Cyber Physical System, EISLAB, SRT, Luleå,Luleå,Sweden","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5036105422","display_name":"Mahesh Kumawat","orcid":"https://orcid.org/0000-0003-0103-8185"},"institutions":[{"id":"https://openalex.org/I3129773123","display_name":"Bennett University","ror":"https://ror.org/00an5hx75","country_code":"IN","type":"education","lineage":["https://openalex.org/I3129773123"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Mahesh Kumawat","raw_affiliation_strings":["Bennett University,Dept of Electronics and Communication Engineering,Greater Noida,India"],"affiliations":[{"raw_affiliation_string":"Bennett University,Dept of Electronics and Communication Engineering,Greater Noida,India","institution_ids":["https://openalex.org/I3129773123"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5108214033"],"corresponding_institution_ids":["https://openalex.org/I3129773123"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.17485577,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10320","display_name":"Neural Networks and Applications","score":0.8205999732017517,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10320","display_name":"Neural Networks and Applications","score":0.8205999732017517,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.7526000142097473,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.676800012588501,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8758851885795593},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.694586992263794},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.6835290193557739},{"id":"https://openalex.org/keywords/xor-gate","display_name":"XOR gate","score":0.6249522566795349},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5389277935028076},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4203251600265503},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.39553290605545044},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.2965816259384155},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.08264845609664917}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8758851885795593},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.694586992263794},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.6835290193557739},{"id":"https://openalex.org/C28495749","wikidata":"https://www.wikidata.org/wiki/Q155516","display_name":"XOR gate","level":3,"score":0.6249522566795349},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5389277935028076},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4203251600265503},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.39553290605545044},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.2965816259384155},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.08264845609664917}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icccnt61001.2024.10726252","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/icccnt61001.2024.10726252","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 15th International Conference on Computing Communication and Networking Technologies (ICCCNT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1625518883","https://openalex.org/W2096691075","https://openalex.org/W2163630896","https://openalex.org/W2168298690","https://openalex.org/W2474060356","https://openalex.org/W2532154403","https://openalex.org/W2948425324","https://openalex.org/W3004209930","https://openalex.org/W3158719733","https://openalex.org/W3164485810","https://openalex.org/W3165340137","https://openalex.org/W3186557268","https://openalex.org/W3191759319","https://openalex.org/W4206367469","https://openalex.org/W4387251203","https://openalex.org/W6686449766","https://openalex.org/W6753826776","https://openalex.org/W6798827847"],"related_works":["https://openalex.org/W2096844293","https://openalex.org/W2363944576","https://openalex.org/W2351041855","https://openalex.org/W2570254841","https://openalex.org/W1522517392","https://openalex.org/W1967938402","https://openalex.org/W2787635923","https://openalex.org/W2386041993","https://openalex.org/W2086855029","https://openalex.org/W1608572506"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3,91],"utilize":[4],"a":[5,23,74,127,146],"reconfigurable":[6],"artificial":[7],"neural":[8,46],"network":[9],"(RANN)":[10],"to":[11,66,107],"design":[12,67,97,136,152],"digital":[13,24],"logic":[14,95],"gates,":[15],"which":[16],"serve":[17],"as":[18,73],"the":[19,59,68,93,100,104,115,120,143],"fundamental":[20],"components":[21],"of":[22,30,119],"subsystem.":[25],"We":[26,57],"achieve":[27],"hardware":[28,139],"implementation":[29],"AND,":[31],"OR,":[32],"and":[33,40,55,103,149],"Inverter":[34],"(AOI)":[35],"gates":[36,62,102],"through":[37],"both":[38],"single":[39],"multi-layer":[41],"perceptron":[42],"models":[43],"using":[44,53,85],"feed-forward":[45],"networks":[47],"(FFNNs).":[48],"The":[49],"FFNNs":[50],"are":[51],"trained":[52],"Python":[54],"MATLAB.":[56],"apply":[58],"proposed":[60],"AOI":[61,105],"methodology":[63,125],"via":[64],"RANN":[65],"XOR":[69],"gate,":[70],"considering":[71],"it":[72],"combinational":[75],"circuit.":[76],"This":[77],"technique":[78],"is":[79],"developed":[80],"in":[81,142],"Verilog":[82],"for":[83,99,129,133],"testing":[84],"Field-Programmable":[86],"Gate":[87],"Array":[88],"(FPGA).":[89],"Additionally,":[90],"present":[92],"register-transistor":[94],"(RTL)":[96],"results":[98],"individual":[101],"model":[106],"investigate":[108],"resource":[109],"utilization\u2014including":[110],"DSP":[111],"slices,":[112],"LUTs,":[113],"flip-flops\u2014and":[114],"dynamic":[116],"power":[117],"consumption":[118],"ZYNQ":[121],"ZedBoard.":[122],"Furthermore,":[123],"our":[124],"offers":[126],"foundation":[128],"generating":[130],"new":[131],"methods":[132],"VLSI":[134],"system":[135,151],"on":[137],"dedicated":[138],"like":[140],"FPGA":[141],"future,":[144],"providing":[145],"more":[147],"flexible":[148],"efficient":[150],"approach":[153],"with":[154],"reduced":[155],"development":[156],"time.":[157]},"counts_by_year":[],"updated_date":"2025-12-27T23:08:20.325037","created_date":"2025-10-10T00:00:00"}