{"id":"https://openalex.org/W4404031033","doi":"https://doi.org/10.1109/icccnt61001.2024.10726132","title":"Design of 32 Bit RISC V Processor","display_name":"Design of 32 Bit RISC V Processor","publication_year":2024,"publication_date":"2024-06-24","ids":{"openalex":"https://openalex.org/W4404031033","doi":"https://doi.org/10.1109/icccnt61001.2024.10726132"},"language":"en","primary_location":{"id":"doi:10.1109/icccnt61001.2024.10726132","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icccnt61001.2024.10726132","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 15th International Conference on Computing Communication and Networking Technologies (ICCCNT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5087702948","display_name":"T. Meeradevi","orcid":"https://orcid.org/0000-0003-4989-4028"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"T Meeradevi","raw_affiliation_strings":["Kongu Engineering College, Perundurai,,Department of ECE,Erode,India"],"affiliations":[{"raw_affiliation_string":"Kongu Engineering College, Perundurai,,Department of ECE,Erode,India","institution_ids":[]}]},{"author_position":"middle","author":{"id":null,"display_name":"K Mohanraj","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"K Mohanraj","raw_affiliation_strings":["Kongu Engineering College, Perundurai,,Department of ECE,Erode,India"],"affiliations":[{"raw_affiliation_string":"Kongu Engineering College, Perundurai,,Department of ECE,Erode,India","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5114516026","display_name":"B M Mourissh","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"B M Mourissh","raw_affiliation_strings":["Kongu Engineering College, Perundurai,,Department of ECE,Erode,India"],"affiliations":[{"raw_affiliation_string":"Kongu Engineering College, Perundurai,,Department of ECE,Erode,India","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5114516027","display_name":"V Santhosh Sivaa","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"V Santhosh Sivaa","raw_affiliation_strings":["Kongu Engineering College, Perundurai,,Department of ECE,Erode,India"],"affiliations":[{"raw_affiliation_string":"Kongu Engineering College, Perundurai,,Department of ECE,Erode,India","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5073516843","display_name":"Ravi Samikannu","orcid":"https://orcid.org/0000-0002-6945-6562"},"institutions":[{"id":"https://openalex.org/I118692353","display_name":"University of Science and Technology","ror":"https://ror.org/05bj7sh33","country_code":"YE","type":"education","lineage":["https://openalex.org/I118692353"]},{"id":"https://openalex.org/I883909435","display_name":"International University","ror":"https://ror.org/02knr1992","country_code":"KH","type":"education","lineage":["https://openalex.org/I883909435"]}],"countries":["KH","YE"],"is_corresponding":false,"raw_author_name":"Ravi Samikannu","raw_affiliation_strings":["International University of Science and Technology,Department of Electrical Computer and Telecommunications Engineering,Palapye"],"affiliations":[{"raw_affiliation_string":"International University of Science and Technology,Department of Electrical Computer and Telecommunications Engineering,Palapye","institution_ids":["https://openalex.org/I118692353","https://openalex.org/I883909435"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111723963","display_name":"S. Sasikala","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"S. Sasikala","raw_affiliation_strings":["Kongu Engineering College, Perundurai,,Department of ECE,Erode,India"],"affiliations":[{"raw_affiliation_string":"Kongu Engineering College, Perundurai,,Department of ECE,Erode,India","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5087702948"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.9174,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.87672596,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.7215999960899353,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.7215999960899353,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.6855000257492065,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10624","display_name":"Silicon and Solar Cell Technologies","score":0.6570000052452087,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.7989925146102905},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7039988040924072},{"id":"https://openalex.org/keywords/bit","display_name":"Bit (key)","score":0.5270317196846008},{"id":"https://openalex.org/keywords/32-bit","display_name":"32-bit","score":0.45387426018714905},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.44164690375328064},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3508884906768799},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.34949153661727905},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.34774476289749146},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.08639246225357056}],"concepts":[{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.7989925146102905},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7039988040924072},{"id":"https://openalex.org/C117011727","wikidata":"https://www.wikidata.org/wiki/Q1278488","display_name":"Bit (key)","level":2,"score":0.5270317196846008},{"id":"https://openalex.org/C75695347","wikidata":"https://www.wikidata.org/wiki/Q225147","display_name":"32-bit","level":2,"score":0.45387426018714905},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.44164690375328064},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3508884906768799},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.34949153661727905},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.34774476289749146},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.08639246225357056}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icccnt61001.2024.10726132","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icccnt61001.2024.10726132","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 15th International Conference on Computing Communication and Networking Technologies (ICCCNT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.800000011920929,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1984972320","https://openalex.org/W2005128309","https://openalex.org/W2005343162","https://openalex.org/W2042008201","https://openalex.org/W2082265286","https://openalex.org/W2156413870","https://openalex.org/W4255353403","https://openalex.org/W6636035087"],"related_works":["https://openalex.org/W4364295250","https://openalex.org/W1995515112","https://openalex.org/W2128502296","https://openalex.org/W2101069312","https://openalex.org/W4389418089","https://openalex.org/W3167587462","https://openalex.org/W2088017777","https://openalex.org/W3033918533","https://openalex.org/W2806352516","https://openalex.org/W2941371147"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"the":[3,18,21,48,62,87,110,149,168,182],"design":[4,44,84,173],"and":[5,33,57,78,85,123,131,144,165,190],"implementation":[6],"of":[7,20,61,96,102,112,148,159,184],"a":[8,13,30,66,115,157,176],"RISC-V":[9,49],"processor":[10,27,63,88,150],"core":[11,28,64,89,151],"with":[12,36,54],"single-stage":[14],"architecture,":[15,35,186],"focusing":[16],"on":[17],"execution":[19],"base":[22],"32I":[23],"instruction":[24,79,106],"set.":[25],"The":[26,43,105,172],"features":[29],"32-bit":[31],"address":[32],"data":[34,41,132],"32":[37],"general-purpose":[38],"registers":[39,130],"for":[40,128,178],"manipulation.":[42],"adheres":[45],"strictly":[46],"to":[47,140],"ISA":[50],"specifications,":[51],"ensuring":[52],"compatibility":[53],"existing":[55],"software":[56],"toolchains.":[58],"Key":[59],"components":[60],"include":[65],"fetch":[67],"unit,":[68,70,72,77],"decode":[69],"ALU":[71],"register":[73],"file,":[74],"memory":[75,80,107,118],"control":[76],"unit.":[81],"Through":[82],"rigorous":[83],"simulation,":[86],"achieves":[90],"single-clock-cycle":[91],"execution,":[92],"enabling":[93],"efficient":[94],"processing":[95],"instructions":[97,113],"at":[98],"an":[99],"operating":[100],"frequency":[101,191],"2.2":[103],"KHz.":[104],"unit":[108],"facilitates":[109],"retrieval":[111],"from":[114],"4.5":[116],"KB":[117],"array,":[119],"while":[120],"simultaneous":[121],"read":[122],"write":[124],"capabilities":[125],"are":[126],"supported":[127],"both":[129],"memory.":[133],"Additionally,":[134],"13":[135],"pseudo-instructions":[136],"have":[137],"been":[138],"incorporated":[139],"enhance":[141],"programming":[142],"ease":[143],"readability.":[145],"Performance":[146],"evaluation":[147],"demonstrates":[152],"its":[153,163],"effectiveness":[154],"in":[155],"executing":[156],"variety":[158],"computational":[160],"tasks,":[161],"showcasing":[162],"reliability":[164],"efficiency":[166],"within":[167],"specified":[169],"operational":[170],"parameters.":[171],"serves":[174],"as":[175],"foundation":[177],"future":[179],"enhancements,":[180],"including":[181],"integration":[183],"pipeline":[185],"branch":[187],"prediction":[188],"mechanisms,":[189],"optimization.":[192]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":1}],"updated_date":"2026-04-16T08:26:57.006410","created_date":"2025-10-10T00:00:00"}