{"id":"https://openalex.org/W4404031507","doi":"https://doi.org/10.1109/icccnt61001.2024.10726040","title":"An Effective Method to Develop Pseudo Ntype-GNRFETs based Digital Circuits in Ternary Logic","display_name":"An Effective Method to Develop Pseudo Ntype-GNRFETs based Digital Circuits in Ternary Logic","publication_year":2024,"publication_date":"2024-06-24","ids":{"openalex":"https://openalex.org/W4404031507","doi":"https://doi.org/10.1109/icccnt61001.2024.10726040"},"language":"en","primary_location":{"id":"doi:10.1109/icccnt61001.2024.10726040","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icccnt61001.2024.10726040","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 15th International Conference on Computing Communication and Networking Technologies (ICCCNT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5114516113","display_name":"P. Raghu Ramaiah","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"P. Raghu Ramaiah","raw_affiliation_strings":["Santhiram Engineering College,Dept. of ECE,Nandyal,India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Santhiram Engineering College,Dept. of ECE,Nandyal,India","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061245847","display_name":"Shaik Javid Basha","orcid":"https://orcid.org/0000-0003-1031-599X"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Shaik Javid Basha","raw_affiliation_strings":["Santhiram Engineering College,Dept. of ECE,Nandyal,India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Santhiram Engineering College,Dept. of ECE,Nandyal,India","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5011055286","display_name":"Kaushik Kumar","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"K. Vinod Kumar","raw_affiliation_strings":["Santhiram Engineering College,Dept. of ECE,Nandyal,India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Santhiram Engineering College,Dept. of ECE,Nandyal,India","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109742529","display_name":"Y. Mallikarjuna Rao","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Y. Mallikarjuna Rao","raw_affiliation_strings":["Santhiram Engineering College,Dept. of ECE,Nandyal,India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Santhiram Engineering College,Dept. of ECE,Nandyal,India","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.6706,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.84560076,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":95,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9933000206947327,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9933000206947327,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.9711999893188477,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9422000050544739,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/ternary-operation","display_name":"Ternary operation","score":0.6894508004188538},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.59809809923172},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.5378820896148682},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5207498073577881},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.45773816108703613},{"id":"https://openalex.org/keywords/resistor\u2013transistor-logic","display_name":"Resistor\u2013transistor logic","score":0.45073145627975464},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.44203898310661316},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.4192585051059723},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.37518030405044556},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2598748207092285},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.19897109270095825},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1409178078174591},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.13297006487846375}],"concepts":[{"id":"https://openalex.org/C64452783","wikidata":"https://www.wikidata.org/wiki/Q1524945","display_name":"Ternary operation","level":2,"score":0.6894508004188538},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.59809809923172},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.5378820896148682},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5207498073577881},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.45773816108703613},{"id":"https://openalex.org/C180405849","wikidata":"https://www.wikidata.org/wiki/Q173464","display_name":"Resistor\u2013transistor logic","level":5,"score":0.45073145627975464},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.44203898310661316},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.4192585051059723},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.37518030405044556},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2598748207092285},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.19897109270095825},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1409178078174591},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.13297006487846375}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icccnt61001.2024.10726040","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icccnt61001.2024.10726040","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 15th International Conference on Computing Communication and Networking Technologies (ICCCNT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4399999976158142,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W1774904952","https://openalex.org/W1811548749","https://openalex.org/W1965691466","https://openalex.org/W1982498481","https://openalex.org/W2055627032","https://openalex.org/W2080945297","https://openalex.org/W2231955114","https://openalex.org/W2965268222","https://openalex.org/W2979286699","https://openalex.org/W3033113495","https://openalex.org/W3035585284","https://openalex.org/W3081223489","https://openalex.org/W3082827302","https://openalex.org/W3095798455","https://openalex.org/W3178181029","https://openalex.org/W3190699531","https://openalex.org/W3200782883","https://openalex.org/W4220701181","https://openalex.org/W4223621456","https://openalex.org/W4283778768","https://openalex.org/W4378965747","https://openalex.org/W4384068432"],"related_works":["https://openalex.org/W1980349267","https://openalex.org/W1966764473","https://openalex.org/W1977171228","https://openalex.org/W2526300902","https://openalex.org/W2098419840","https://openalex.org/W2121963733","https://openalex.org/W2140610743","https://openalex.org/W4249951793","https://openalex.org/W659242671","https://openalex.org/W2386022279"],"abstract_inverted_index":{"Ternary":[0],"logic":[1,66],"systems":[2],"are":[3,43,88],"predominantly":[4],"intriguing":[5],"for":[6],"nano-scaling":[7],"design":[8],"because":[9],"of":[10,38,75,85],"various":[11],"advantages,":[12],"including":[13],"increased":[14],"density":[15],"and":[16,57,78,114],"faster":[17],"operation":[18],"which":[19],"may":[20],"be":[21],"accomplished":[22],"with":[23],"emerging":[24],"technologies.":[25],"In":[26],"this":[27],"work,":[28],"a":[29],"novel":[30],"unbalanced":[31],"ternary":[32,65,103],"circuit":[33],"designs":[34,104],"that":[35,64],"makes":[36],"use":[37],"graphene":[39],"nanoribbon":[40],"transistors":[41,87],"(GNRFETs)":[42],"presented.":[44],"The":[45,82],"Pseudo":[46],"N-GNRFET":[47],"technique":[48],"is":[49],"used":[50],"in":[51],"the":[52,72,91,101],"proposed":[53,102],"inverters,":[54],"universal":[55],"gates":[56],"half":[58],"adder,":[59],"respectively.":[60,119],"This":[61],"approach":[62],"ensures":[63],"circuits":[67],"perform":[68],"properly":[69],"by":[70,90,108,112,117],"regulating":[71],"threshold":[73,83],"voltages":[74,84],"P":[76],"-":[77,80],"N":[79],"transistors.":[81],"these":[86],"determined":[89],"GNR":[92],"dimer":[93],"line":[94],"number.":[95],"When":[96],"compared":[97],"to":[98],"complimentary":[99],"schematics":[100],"reduced":[105],"power":[106],"consumption":[107],"39.78%,":[109],"propagation":[110],"delay":[111],"47.22%,":[113],"power-delay-product":[115],"(PDP)":[116],"94.59%,":[118]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":8}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}