{"id":"https://openalex.org/W4404031823","doi":"https://doi.org/10.1109/icccnt61001.2024.10724634","title":"Design and Implementation of Pipelined Wallace-Tree Multiplier","display_name":"Design and Implementation of Pipelined Wallace-Tree Multiplier","publication_year":2024,"publication_date":"2024-06-24","ids":{"openalex":"https://openalex.org/W4404031823","doi":"https://doi.org/10.1109/icccnt61001.2024.10724634"},"language":"en","primary_location":{"id":"doi:10.1109/icccnt61001.2024.10724634","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/icccnt61001.2024.10724634","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 15th International Conference on Computing Communication and Networking Technologies (ICCCNT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5027634629","display_name":"Priyanka Nautiyal","orcid":"https://orcid.org/0000-0001-5552-6972"},"institutions":[{"id":"https://openalex.org/I60054993","display_name":"Graphic Era University","ror":"https://ror.org/03wqgqd89","country_code":"IN","type":"education","lineage":["https://openalex.org/I60054993"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Priyanka Nautiyal","raw_affiliation_strings":["Graphic Era Hill University,Electronics and Communication Department,Dehradun,India"],"affiliations":[{"raw_affiliation_string":"Graphic Era Hill University,Electronics and Communication Department,Dehradun,India","institution_ids":["https://openalex.org/I60054993"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016721151","display_name":"Ved Prakash Dubey","orcid":"https://orcid.org/0000-0003-0278-8172"},"institutions":[{"id":"https://openalex.org/I178000100","display_name":"Kurukshetra University","ror":"https://ror.org/019bzvf55","country_code":"IN","type":"education","lineage":["https://openalex.org/I178000100"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"V.P Dubey","raw_affiliation_strings":["Kurukshetra University,Electronics Science Department,Kurukshetra,India"],"affiliations":[{"raw_affiliation_string":"Kurukshetra University,Electronics Science Department,Kurukshetra,India","institution_ids":["https://openalex.org/I178000100"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026252528","display_name":"Pitchaiah Madduri","orcid":null},"institutions":[{"id":"https://openalex.org/I60054993","display_name":"Graphic Era University","ror":"https://ror.org/03wqgqd89","country_code":"IN","type":"education","lineage":["https://openalex.org/I60054993"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Pitchaiah Madduri","raw_affiliation_strings":["Graphic Era Hill University,Electronics and Communication Department,Dehradun,Uttarakhand,India,248001"],"affiliations":[{"raw_affiliation_string":"Graphic Era Hill University,Electronics and Communication Department,Dehradun,Uttarakhand,India,248001","institution_ids":["https://openalex.org/I60054993"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5049640578","display_name":"Peyush Pande","orcid":"https://orcid.org/0000-0002-2158-6851"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Peyush Pande","raw_affiliation_strings":["Sri Vasavi Engineering College,Electronics and Communication Department,Andhra Pradesh,India"],"affiliations":[{"raw_affiliation_string":"Sri Vasavi Engineering College,Electronics and Communication Department,Andhra Pradesh,India","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5027634629"],"corresponding_institution_ids":["https://openalex.org/I60054993"],"apc_list":null,"apc_paid":null,"fwci":0.222,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.5468437,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.995199978351593,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.995199978351593,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9898999929428101,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9866999983787537,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6766102910041809},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4777587950229645},{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.46189677715301514},{"id":"https://openalex.org/keywords/tree","display_name":"Tree (set theory)","score":0.4430103898048401},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3467869162559509},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.3291962742805481},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.18398290872573853}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6766102910041809},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4777587950229645},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.46189677715301514},{"id":"https://openalex.org/C113174947","wikidata":"https://www.wikidata.org/wiki/Q2859736","display_name":"Tree (set theory)","level":2,"score":0.4430103898048401},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3467869162559509},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.3291962742805481},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.18398290872573853},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icccnt61001.2024.10724634","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/icccnt61001.2024.10724634","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 15th International Conference on Computing Communication and Networking Technologies (ICCCNT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1497276254","https://openalex.org/W1971467632","https://openalex.org/W1974390561","https://openalex.org/W2003324248","https://openalex.org/W2035779447","https://openalex.org/W2073461555","https://openalex.org/W2117364266","https://openalex.org/W2555599679","https://openalex.org/W3094624852","https://openalex.org/W6605094742"],"related_works":["https://openalex.org/W1939318680","https://openalex.org/W2116164321","https://openalex.org/W2147240338","https://openalex.org/W2610939850","https://openalex.org/W2115140794","https://openalex.org/W2041120224","https://openalex.org/W4249530125","https://openalex.org/W1964850555","https://openalex.org/W1944601446","https://openalex.org/W4281295723"],"abstract_inverted_index":{"This":[0],"brief":[1],"presents,":[2],"the":[3,8,39,46,53,60,66,77,92,109],"pipelining":[4],"concept":[5],"to":[6,38],"implement":[7],"Wallace":[9,43,49,80,95],"tree":[10,44,50,81,96],"multiplier":[11,51,82,97],"based":[12],"on":[13],"area":[14,34],"delay":[15,71],"and":[16,33],"power":[17],"(ADP)":[18],"efficient":[19,35],"carry":[20],"select":[21],"adder":[22],"as":[23],"a":[24,85,100,112],"final":[25],"additive":[26],"unit":[27],"for":[28],"high":[29],"speed,":[30],"low":[31],"power,":[32],"applications.":[36],"Compared":[37],"previous":[40],"BEC-1-based":[41],"4-bit":[42,48],"multiplier;":[45],"employed":[47],"reduces":[52],"number":[54],"of":[55,88,103],"gates":[56],"by":[57,107],"17.43%.":[58],"Further,":[59],"pipelined":[61,110],"architecture":[62,68,111],"when":[63],"compared":[64],"with":[65],"traditional":[67,78],"is":[69,116],"40%":[70],"efficient.":[72],"Synthesis":[73],"results":[74],"show":[75],"that":[76],"8-bit":[79,94],"operates":[83,98],"at":[84,99],"maximum":[86,101],"frequency":[87,102],"76.63":[89],"MHZ":[90],"whereas":[91],"pipelined-based":[93],"126.73":[104],"MHZ.":[105],"Thus,":[106],"employing":[108],"remarkable":[113],"throughput":[114],"rate":[115],"achieved.":[117]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2025-12-27T23:08:20.325037","created_date":"2025-10-10T00:00:00"}