{"id":"https://openalex.org/W4404030876","doi":"https://doi.org/10.1109/icccnt61001.2024.10723922","title":"FPGA Implementation of XOR-MUX based Full Adder and Truncated Multiplier for Signal Processing Applications","display_name":"FPGA Implementation of XOR-MUX based Full Adder and Truncated Multiplier for Signal Processing Applications","publication_year":2024,"publication_date":"2024-06-24","ids":{"openalex":"https://openalex.org/W4404030876","doi":"https://doi.org/10.1109/icccnt61001.2024.10723922"},"language":"en","primary_location":{"id":"doi:10.1109/icccnt61001.2024.10723922","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/icccnt61001.2024.10723922","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 15th International Conference on Computing Communication and Networking Technologies (ICCCNT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5093324016","display_name":"P Pavithara","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"P Pavithara","raw_affiliation_strings":["Kongu Engineering College, Perundurai,Department of Electronics and Communication Engineering,Erode,638060"],"affiliations":[{"raw_affiliation_string":"Kongu Engineering College, Perundurai,Department of Electronics and Communication Engineering,Erode,638060","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5114515973","display_name":"N R Raghapriya","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"N R Raghapriya","raw_affiliation_strings":["Erode Sengunthar Engineering College,Department of Computer Science and Engineering,Thuduppathi,638057"],"affiliations":[{"raw_affiliation_string":"Erode Sengunthar Engineering College,Department of Computer Science and Engineering,Thuduppathi,638057","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010089660","display_name":"P. M. Dinesh","orcid":"https://orcid.org/0000-0001-8740-8903"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"P M Dinesh","raw_affiliation_strings":["Sona College of Technology,Department of Electronics and Communication Engineering,Salem,636005"],"affiliations":[{"raw_affiliation_string":"Sona College of Technology,Department of Electronics and Communication Engineering,Salem,636005","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113666932","display_name":"S Gowtham","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"S Gowtham","raw_affiliation_strings":["KSR College of Engineering,Department of Electrical and Electronics Engineering,Tiruchengode,637215"],"affiliations":[{"raw_affiliation_string":"KSR College of Engineering,Department of Electrical and Electronics Engineering,Tiruchengode,637215","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5114515974","display_name":"D Viji","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"D Viji","raw_affiliation_strings":["Erode Sengunthar Engineering College,Department of Artificial Intelligence and Data Science,Thuduppathi,638057"],"affiliations":[{"raw_affiliation_string":"Erode Sengunthar Engineering College,Department of Artificial Intelligence and Data Science,Thuduppathi,638057","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5083924219","display_name":"Kuldeep Kumar","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"K Kavin Kumar","raw_affiliation_strings":["Kongu Engineering College, Perundurai,Department of Electronics and Communication Engineering,Erode,638060"],"affiliations":[{"raw_affiliation_string":"Kongu Engineering College, Perundurai,Department of Electronics and Communication Engineering,Erode,638060","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5006092412","display_name":"Gokul Chandrasekaran","orcid":"https://orcid.org/0000-0002-3569-9443"},"institutions":[{"id":"https://openalex.org/I65220239","display_name":"Karpagam Academy of Higher Education","ror":"https://ror.org/00ssvzv66","country_code":"IN","type":"education","lineage":["https://openalex.org/I65220239"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Gokul Chandrasekaran","raw_affiliation_strings":["Karpagam Institute of Technology,Department of Electronics and Communication Engineering,Coimbatore"],"affiliations":[{"raw_affiliation_string":"Karpagam Institute of Technology,Department of Electronics and Communication Engineering,Coimbatore","institution_ids":["https://openalex.org/I65220239"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5093324016"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.18126016,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.8537999987602234,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.8537999987602234,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.8406000137329102,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10320","display_name":"Neural Networks and Applications","score":0.8004999756813049,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.8349773287773132},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7661402225494385},{"id":"https://openalex.org/keywords/multiplexer","display_name":"Multiplexer","score":0.7092128992080688},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7070356607437134},{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.6797471642494202},{"id":"https://openalex.org/keywords/signal-processing","display_name":"Signal processing","score":0.5550346374511719},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.44590675830841064},{"id":"https://openalex.org/keywords/carry-save-adder","display_name":"Carry-save adder","score":0.43866145610809326},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.43392688035964966},{"id":"https://openalex.org/keywords/xor-gate","display_name":"XOR gate","score":0.4315795302391052},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.42245787382125854},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3653985261917114},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3246977925300598},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.32005417346954346},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.2766445577144623},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.19637537002563477},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.14793437719345093},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09895855188369751},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.07073479890823364}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.8349773287773132},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7661402225494385},{"id":"https://openalex.org/C70970002","wikidata":"https://www.wikidata.org/wiki/Q189434","display_name":"Multiplexer","level":3,"score":0.7092128992080688},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7070356607437134},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.6797471642494202},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.5550346374511719},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.44590675830841064},{"id":"https://openalex.org/C3227080","wikidata":"https://www.wikidata.org/wiki/Q5046770","display_name":"Carry-save adder","level":4,"score":0.43866145610809326},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.43392688035964966},{"id":"https://openalex.org/C28495749","wikidata":"https://www.wikidata.org/wiki/Q155516","display_name":"XOR gate","level":3,"score":0.4315795302391052},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.42245787382125854},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3653985261917114},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3246977925300598},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.32005417346954346},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.2766445577144623},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.19637537002563477},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.14793437719345093},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09895855188369751},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.07073479890823364},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icccnt61001.2024.10723922","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/icccnt61001.2024.10723922","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 15th International Conference on Computing Communication and Networking Technologies (ICCCNT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W2073123623","https://openalex.org/W2081112821","https://openalex.org/W2096984268","https://openalex.org/W2113642912","https://openalex.org/W2141388876","https://openalex.org/W2440012534","https://openalex.org/W2542967465","https://openalex.org/W2624382453","https://openalex.org/W2799283557","https://openalex.org/W2902466377","https://openalex.org/W2941682153","https://openalex.org/W2994673073","https://openalex.org/W3092003193","https://openalex.org/W3111825219","https://openalex.org/W3115397912","https://openalex.org/W4225144530","https://openalex.org/W4319659866","https://openalex.org/W4380238159","https://openalex.org/W4396505424","https://openalex.org/W6686262183","https://openalex.org/W6711045709","https://openalex.org/W7037037066"],"related_works":["https://openalex.org/W3170806431","https://openalex.org/W2357289797","https://openalex.org/W2489015823","https://openalex.org/W2766072312","https://openalex.org/W2516396101","https://openalex.org/W2186498568","https://openalex.org/W2129868416","https://openalex.org/W4295540194","https://openalex.org/W2559769120","https://openalex.org/W4321449671"],"abstract_inverted_index":{"There":[0],"has":[1],"been":[2],"considerable":[3],"advancement":[4],"in":[5,10,14,48,59,151,156,170,175,187],"the":[6,34,49,76,98,102,108,115,137,180],"digital":[7,41],"world,":[8],"particularly":[9],"image":[11],"processing":[12,189],"applications,":[13],"recent":[15],"years.":[16],"The":[17,62],"most":[18],"important":[19],"requirements":[20],"are":[21,43,105,111,141,149],"area":[22,157],"efficiency,":[23],"minimal":[24],"delay,":[25],"low":[26],"power":[27,171],"consumption,":[28],"and":[29,39,70,78,148,161],"fast":[30],"speed.":[31],"Due":[32],"to":[33,45],"arithmetic":[35],"operations":[36],"of":[37,51,65,91,101,123,182],"adders":[38,140,147],"multipliers,":[40],"devices":[42],"prone":[44],"have":[46],"increase":[47,169],"size":[50],"logic":[52],"because":[53],"they":[54],"take":[55],"up":[56],"more":[57],"space":[58],"VLSI":[60],"implementation.":[61],"proposed":[63],"method":[64],"XOR-MUX":[66,144],"based":[67,145],"full":[68,139,146],"adder":[69],"truncated":[71,84,103,112,152,176],"multiplier":[72,104],"concentrates":[73],"on":[74,130],"reducing":[75],"delay":[77,162],"area.":[79],"Replacing":[80],"normal":[81],"multipliers":[82,85,153,177],"with":[83,166],"computes":[86],"$\\mathbf{n}$":[87],"bit":[88,94,100,132],"output":[89],"instead":[90],"$2":[92],"\\mathbf{n}$":[93],"outputs":[95],"that":[96,126],"is,":[97],"MSB":[99],"retained":[106],"whereas":[107],"LSB":[109],"bits":[110],"thereby":[113],"preserving":[114],"information.":[116],"This":[117,173],"is":[118],"suitable":[119],"for":[120],"certain":[121],"applications":[122],"FIR":[124,185],"filters":[125,186],"do":[127],"not":[128],"concentrate":[129],"lower":[131],"length.":[133],"In":[134],"this":[135],"project,":[136],"conventional":[138],"replaced":[142],"by":[143,159,164],"utilized":[150],"which":[154],"results":[155],"reduction":[158,163,174],"12.66%":[160],"11.68%":[165],"a":[167],"modest":[168],"consumption.":[172],"contributes":[178],"towards":[179],"design":[181],"high":[183],"performance":[184],"signal":[188],"applications.":[190]},"counts_by_year":[],"updated_date":"2025-12-22T23:10:17.713674","created_date":"2025-10-10T00:00:00"}