{"id":"https://openalex.org/W4388938174","doi":"https://doi.org/10.1109/icccnt56998.2023.10307664","title":"Design of Arithmetic Logic Unit Using Hybrid Power Reduction Methodologies For Super Computer Applications","display_name":"Design of Arithmetic Logic Unit Using Hybrid Power Reduction Methodologies For Super Computer Applications","publication_year":2023,"publication_date":"2023-07-06","ids":{"openalex":"https://openalex.org/W4388938174","doi":"https://doi.org/10.1109/icccnt56998.2023.10307664"},"language":"en","primary_location":{"id":"doi:10.1109/icccnt56998.2023.10307664","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/icccnt56998.2023.10307664","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 14th International Conference on Computing Communication and Networking Technologies (ICCCNT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100726493","display_name":"S. Sasikala","orcid":null},"institutions":[{"id":"https://openalex.org/I15664174","display_name":"Madurai Medical College","ror":"https://ror.org/05ghahk68","country_code":"IN","type":"education","lineage":["https://openalex.org/I15664174"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"S. Sasikala","raw_affiliation_strings":["Kongu Engineering College,Department of ECE,Perundurai,India","Department of ECE, Kongu Engineering College, Perundurai, India"],"affiliations":[{"raw_affiliation_string":"Kongu Engineering College,Department of ECE,Perundurai,India","institution_ids":[]},{"raw_affiliation_string":"Department of ECE, Kongu Engineering College, Perundurai, India","institution_ids":["https://openalex.org/I15664174"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112810732","display_name":"S. Balambigai","orcid":null},"institutions":[{"id":"https://openalex.org/I15664174","display_name":"Madurai Medical College","ror":"https://ror.org/05ghahk68","country_code":"IN","type":"education","lineage":["https://openalex.org/I15664174"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"S. Balambigai","raw_affiliation_strings":["Kongu Engineering College,Department of ECE,Perundurai,India","Department of ECE, Kongu Engineering College, Perundurai, India"],"affiliations":[{"raw_affiliation_string":"Kongu Engineering College,Department of ECE,Perundurai,India","institution_ids":[]},{"raw_affiliation_string":"Department of ECE, Kongu Engineering College, Perundurai, India","institution_ids":["https://openalex.org/I15664174"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039582689","display_name":"P. Sivaranjani","orcid":"https://orcid.org/0000-0001-5500-6109"},"institutions":[{"id":"https://openalex.org/I15664174","display_name":"Madurai Medical College","ror":"https://ror.org/05ghahk68","country_code":"IN","type":"education","lineage":["https://openalex.org/I15664174"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"P. Sivaranjani","raw_affiliation_strings":["Kongu Engineering College,Department of ECE,Perundurai,India","Department of ECE, Kongu Engineering College, Perundurai, India"],"affiliations":[{"raw_affiliation_string":"Kongu Engineering College,Department of ECE,Perundurai,India","institution_ids":[]},{"raw_affiliation_string":"Department of ECE, Kongu Engineering College, Perundurai, India","institution_ids":["https://openalex.org/I15664174"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5093324422","display_name":"V. Udhayasuriyan","orcid":null},"institutions":[{"id":"https://openalex.org/I15664174","display_name":"Madurai Medical College","ror":"https://ror.org/05ghahk68","country_code":"IN","type":"education","lineage":["https://openalex.org/I15664174"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"V. Udhayasuriyan","raw_affiliation_strings":["Kongu Engineering College,Department of ECE,Perundurai,India","Department of ECE, Kongu Engineering College, Perundurai, India"],"affiliations":[{"raw_affiliation_string":"Kongu Engineering College,Department of ECE,Perundurai,India","institution_ids":[]},{"raw_affiliation_string":"Department of ECE, Kongu Engineering College, Perundurai, India","institution_ids":["https://openalex.org/I15664174"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5100726493"],"corresponding_institution_ids":["https://openalex.org/I15664174"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.14506362,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.7976257801055908},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7748208045959473},{"id":"https://openalex.org/keywords/arithmetic-logic-unit","display_name":"Arithmetic logic unit","score":0.7720237970352173},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5655841827392578},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.55304354429245},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.5394914746284485},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.5187692642211914},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.4982643127441406},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.455412894487381},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.454396516084671},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.43460774421691895},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.41708552837371826},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.41367053985595703},{"id":"https://openalex.org/keywords/bitwise-operation","display_name":"Bitwise operation","score":0.41133207082748413},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3589504361152649},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3581724166870117},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.32500821352005005},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2676786184310913},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.21104088425636292},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1696431040763855},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13312095403671265},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.10986748337745667}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.7976257801055908},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7748208045959473},{"id":"https://openalex.org/C100276221","wikidata":"https://www.wikidata.org/wiki/Q192903","display_name":"Arithmetic logic unit","level":2,"score":0.7720237970352173},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5655841827392578},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.55304354429245},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.5394914746284485},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5187692642211914},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.4982643127441406},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.455412894487381},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.454396516084671},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.43460774421691895},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.41708552837371826},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.41367053985595703},{"id":"https://openalex.org/C134765980","wikidata":"https://www.wikidata.org/wiki/Q879126","display_name":"Bitwise operation","level":2,"score":0.41133207082748413},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3589504361152649},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3581724166870117},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.32500821352005005},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2676786184310913},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.21104088425636292},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1696431040763855},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13312095403671265},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.10986748337745667},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icccnt56998.2023.10307664","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/icccnt56998.2023.10307664","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 14th International Conference on Computing Communication and Networking Technologies (ICCCNT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.75,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":29,"referenced_works":["https://openalex.org/W2972696482","https://openalex.org/W2994725618","https://openalex.org/W3004174137","https://openalex.org/W3009904208","https://openalex.org/W3016940091","https://openalex.org/W3033027553","https://openalex.org/W3034899143","https://openalex.org/W3036358942","https://openalex.org/W3043821066","https://openalex.org/W3083288428","https://openalex.org/W3092384131","https://openalex.org/W3110792076","https://openalex.org/W3111465671","https://openalex.org/W3133865265","https://openalex.org/W3138499576","https://openalex.org/W3156540667","https://openalex.org/W3163556913","https://openalex.org/W3174835652","https://openalex.org/W3175862085","https://openalex.org/W4213204605","https://openalex.org/W4220727328","https://openalex.org/W4220761776","https://openalex.org/W4225985484","https://openalex.org/W4229459346","https://openalex.org/W4239502242","https://openalex.org/W4282979020","https://openalex.org/W4285144684","https://openalex.org/W4289522611","https://openalex.org/W4313656199"],"related_works":["https://openalex.org/W2765435638","https://openalex.org/W6024065","https://openalex.org/W2344544267","https://openalex.org/W1980349267","https://openalex.org/W2098419840","https://openalex.org/W24944685","https://openalex.org/W4224111724","https://openalex.org/W136371393","https://openalex.org/W2766377030","https://openalex.org/W2160684472"],"abstract_inverted_index":{"Arithmetic":[0],"logic":[1],"unit":[2],"(ALU)":[3],"is":[4,102],"used":[5,20,50],"to":[6],"perform":[7],"mathematical":[8],"and":[9,60,99,104,114,134],"bitwise":[10],"operation":[11],"on":[12,106,142],"integers":[13],"that":[14,118],"are":[15,49,68,119],"combined":[16],"in":[17,51,121,127],"digital":[18],"circuit":[19,116,139],"for":[21],"supercomputing":[22],"applications.":[23],"Energy":[24],"consumption":[25],"has":[26,89,149],"become":[27],"a":[28,33],"particularly":[29],"critical":[30],"issue":[31],"as":[32],"result":[34],"of":[35,38,82,129],"the":[36,52,65,80,93,97,122,143,146],"Internet":[37],"Things":[39],"(IoT)":[40],"device":[41],"technology's":[42],"quick":[43],"development.":[44],"The":[45,111],"full":[46],"adder":[47],"circuits":[48,67],"ALU":[53,66,84,101],"structure":[54],"mainly":[55],"affects":[56],"its":[57],"power,":[58],"area,":[59],"delay.":[61],"In":[62,77],"existing":[63,100],"approach,":[64],"implemented":[69],"using":[70,85],"fully":[71],"swing":[72],"gate":[73],"diffuse":[74],"input":[75],"logic.":[76],"this":[78],"article,":[79],"design":[81,113,148],"an":[83],"hybrid":[86],"VLSI":[87],"methodologies":[88],"been":[90],"proposed.":[91],"Using":[92],"Cadence":[94],"Virtuoso":[95],"tool,":[96],"proposed":[98,112,147],"designed":[103],"tested":[105],"180":[107],"nm":[108],"CMOS":[109],"technology.":[110],"other":[115,135],"topologies":[117],"mentioned":[120],"literature":[123],"will":[124],"be":[125],"contrasted":[126],"terms":[128],"delay":[130],"efficiency,":[131],"power":[132],"reduction,":[133],"assessment":[136],"metrics":[137],"showing":[138],"performances.":[140],"Based":[141],"results":[144],"obtained":[145],"better":[150],"PDP":[151],"without":[152],"any":[153],"performance":[154],"degradation.":[155]},"counts_by_year":[],"updated_date":"2025-12-25T23:11:45.687758","created_date":"2025-10-10T00:00:00"}