{"id":"https://openalex.org/W4388937662","doi":"https://doi.org/10.1109/icccnt56998.2023.10307332","title":"Design and Implementation of Low Power NAND Gate Based Combinational Circuits Using FinFET Technique","display_name":"Design and Implementation of Low Power NAND Gate Based Combinational Circuits Using FinFET Technique","publication_year":2023,"publication_date":"2023-07-06","ids":{"openalex":"https://openalex.org/W4388937662","doi":"https://doi.org/10.1109/icccnt56998.2023.10307332"},"language":"en","primary_location":{"id":"doi:10.1109/icccnt56998.2023.10307332","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icccnt56998.2023.10307332","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 14th International Conference on Computing Communication and Networking Technologies (ICCCNT)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5057357040","display_name":"B. V. Surya Vardhan","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Bashetty Vishnu Vardhan","raw_affiliation_strings":["Institute of Aeronautical Engineering,Department of Electronics and Communication Engineering,Hyderabad,India","Department of Electronics and Communication Engineering, Institute of Aeronautical Engineering, Hyderabad, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Aeronautical Engineering,Department of Electronics and Communication Engineering,Hyderabad,India","institution_ids":[]},{"raw_affiliation_string":"Department of Electronics and Communication Engineering, Institute of Aeronautical Engineering, Hyderabad, India","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5093324163","display_name":"MD Khadir","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"MD Khadir","raw_affiliation_strings":["Institute of Aeronautical Engineering,Department of Electronics and Communication Engineering,Hyderabad,India","Department of Electronics and Communication Engineering, Institute of Aeronautical Engineering, Hyderabad, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Aeronautical Engineering,Department of Electronics and Communication Engineering,Hyderabad,India","institution_ids":[]},{"raw_affiliation_string":"Department of Electronics and Communication Engineering, Institute of Aeronautical Engineering, Hyderabad, India","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5093324164","display_name":"Kulkarni Sunnyhith","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Kulkarni Sunnyhith","raw_affiliation_strings":["Institute of Aeronautical Engineering,Department of Electronics and Communication Engineering,Hyderabad,India","Department of Electronics and Communication Engineering, Institute of Aeronautical Engineering, Hyderabad, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Aeronautical Engineering,Department of Electronics and Communication Engineering,Hyderabad,India","institution_ids":[]},{"raw_affiliation_string":"Department of Electronics and Communication Engineering, Institute of Aeronautical Engineering, Hyderabad, India","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5093323987","display_name":"Sriharsha Paruchuri","orcid":"https://orcid.org/0009-0004-8191-488X"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Sriharsha Paruchuri","raw_affiliation_strings":["Institute of Aeronautical Engineering,Department of Electronics and Communication Engineering,Hyderabad,India","Department of Electronics and Communication Engineering, Institute of Aeronautical Engineering, Hyderabad, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Aeronautical Engineering,Department of Electronics and Communication Engineering,Hyderabad,India","institution_ids":[]},{"raw_affiliation_string":"Department of Electronics and Communication Engineering, Institute of Aeronautical Engineering, Hyderabad, India","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.1635,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.88086867,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7964462041854858},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.6451255679130554},{"id":"https://openalex.org/keywords/nand-gate","display_name":"NAND gate","score":0.6266334652900696},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.5993701815605164},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5533940196037292},{"id":"https://openalex.org/keywords/subtractor","display_name":"Subtractor","score":0.5247122049331665},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4909992516040802},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.48761072754859924},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.34322693943977356},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.29569941759109497}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7964462041854858},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6451255679130554},{"id":"https://openalex.org/C124296912","wikidata":"https://www.wikidata.org/wiki/Q575178","display_name":"NAND gate","level":3,"score":0.6266334652900696},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.5993701815605164},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5533940196037292},{"id":"https://openalex.org/C187805909","wikidata":"https://www.wikidata.org/wiki/Q1142401","display_name":"Subtractor","level":4,"score":0.5247122049331665},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4909992516040802},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.48761072754859924},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.34322693943977356},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.29569941759109497}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icccnt56998.2023.10307332","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icccnt56998.2023.10307332","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 14th International Conference on Computing Communication and Networking Technologies (ICCCNT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.7300000190734863,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W142327980","https://openalex.org/W2026015450","https://openalex.org/W2042037542","https://openalex.org/W2127696501","https://openalex.org/W2185259063","https://openalex.org/W2290280803","https://openalex.org/W2785705907","https://openalex.org/W2944149207","https://openalex.org/W3135845221","https://openalex.org/W6686370387"],"related_works":["https://openalex.org/W2015155483","https://openalex.org/W2541509322","https://openalex.org/W2959321197","https://openalex.org/W4206835326","https://openalex.org/W2782079150","https://openalex.org/W3165307257","https://openalex.org/W2515312339","https://openalex.org/W2145098804","https://openalex.org/W4226211266","https://openalex.org/W2991151827"],"abstract_inverted_index":{"Low-power":[0],"design":[1,54,72,174],"has":[2],"seen":[3],"significant":[4,178],"progress":[5],"as":[6],"a":[7,155,167],"result":[8],"of":[9,43,69,115],"the":[10,29,40,84,90,99,129,142,147,193],"rising":[11],"demand":[12],"for":[13,81,170],"power":[14,33,107,123],"conservation":[15],"in":[16,22,35,60,98,159,180,192],"very":[17],"large-scale":[18],"integration":[19],"(VLSI).":[20],"Advancements":[21],"this":[23],"field":[24],"have":[25],"been":[26],"driven":[27],"by":[28],"need":[30],"to":[31,53,75,162,176,187],"reduce":[32],"usage":[34,42],"high-density":[36],"VLSI":[37],"chips":[38],"and":[39,55,66,78,89,101,109,131],"increasing":[41],"portable":[44],"systems.":[45],"The":[46,93],"Cadence":[47],"Virtuoso":[48],"6.1.7":[49],"software":[50],"was":[51],"used":[52,97],"test":[56],"digital":[57,171],"logic":[58,172],"circuits":[59,80],"two":[61],"different":[62],"technologies,":[63],"CMOS":[64,77,100],"180nm,":[65],"FinFET.":[67],"Principles":[68],"NAND":[70,94],"gate":[71],"were":[73],"applied":[74],"create":[76],"FinFET":[79,102,118,148,164],"half":[82,87],"adder,":[83,86],"full":[85,91],"subtractor,":[88],"subtractor.":[92],"gates":[95],"are":[96,113,185],"designs.":[103],"Reduced":[104],"voltage,":[105],"reduced":[106,122],"consumption,":[108,124],"improved":[110,120],"energy":[111],"efficiency":[112],"advantages":[114],"CMOS.":[116,138,163],"Whereas,":[117],"technology":[119,165],"performance,":[121,181],"had":[125],"better":[126],"control":[127],"over":[128],"channel,":[130],"showed":[132],"low":[133],"static":[134],"leakage":[135],"currents":[136],"than":[137],"Simulation":[139],"studies":[140],"confirmed":[141],"proposed":[143],"scheme's":[144],"effectiveness,":[145],"with":[146,154],"technique":[149],"producing":[150],"more":[151],"accurate":[152],"results":[153],"minimum":[156],"50%":[157],"reduction":[158],"delay":[160],"compared":[161],"is":[166],"preferred":[168],"option":[169],"circuit":[173],"due":[175],"its":[177],"improvement":[179],"although":[182],"further":[183],"improvements":[184],"needed":[186],"eliminate":[188],"slight":[189],"glitches":[190],"observed":[191],"technique.":[194]},"counts_by_year":[{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}