{"id":"https://openalex.org/W4388938243","doi":"https://doi.org/10.1109/icccnt56998.2023.10306823","title":"Performance analysis of 8\u00d78 Truncated Multiplier using 1-bit Hybrid Full Adder","display_name":"Performance analysis of 8\u00d78 Truncated Multiplier using 1-bit Hybrid Full Adder","publication_year":2023,"publication_date":"2023-07-06","ids":{"openalex":"https://openalex.org/W4388938243","doi":"https://doi.org/10.1109/icccnt56998.2023.10306823"},"language":"en","primary_location":{"id":"doi:10.1109/icccnt56998.2023.10306823","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/icccnt56998.2023.10306823","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 14th International Conference on Computing Communication and Networking Technologies (ICCCNT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101909631","display_name":"M. Rajmohan","orcid":"https://orcid.org/0000-0002-9549-4407"},"institutions":[{"id":"https://openalex.org/I43663321","display_name":"Hindustan Institute of Technology and Science","ror":"https://ror.org/037tgdn13","country_code":"IN","type":"education","lineage":["https://openalex.org/I43663321"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"M. Rajmohan","raw_affiliation_strings":["Hindustan Institute of Technology and Science,Department of Electronics & Communication Engineering,Chennai,India"],"affiliations":[{"raw_affiliation_string":"Hindustan Institute of Technology and Science,Department of Electronics & Communication Engineering,Chennai,India","institution_ids":["https://openalex.org/I43663321"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5093324460","display_name":"N. Venkata Subbaiah","orcid":null},"institutions":[{"id":"https://openalex.org/I43663321","display_name":"Hindustan Institute of Technology and Science","ror":"https://ror.org/037tgdn13","country_code":"IN","type":"education","lineage":["https://openalex.org/I43663321"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"N. Venkata Subbaiah","raw_affiliation_strings":["Hindustan Institute of Technology and Science,Department of Electronics & Communication Engineering,Chennai,India"],"affiliations":[{"raw_affiliation_string":"Hindustan Institute of Technology and Science,Department of Electronics & Communication Engineering,Chennai,India","institution_ids":["https://openalex.org/I43663321"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5113052849","display_name":"P. Sanath Kumar Reddy","orcid":null},"institutions":[{"id":"https://openalex.org/I43663321","display_name":"Hindustan Institute of Technology and Science","ror":"https://ror.org/037tgdn13","country_code":"IN","type":"education","lineage":["https://openalex.org/I43663321"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"P. Sanath Kumar Reddy","raw_affiliation_strings":["Hindustan Institute of Technology and Science,Department of Electronics & Communication Engineering,Chennai,India"],"affiliations":[{"raw_affiliation_string":"Hindustan Institute of Technology and Science,Department of Electronics & Communication Engineering,Chennai,India","institution_ids":["https://openalex.org/I43663321"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5101909631"],"corresponding_institution_ids":["https://openalex.org/I43663321"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.14518463,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"3","issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.9320017695426941},{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.7693666815757751},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6736748814582825},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6708414554595947},{"id":"https://openalex.org/keywords/multiplication","display_name":"Multiplication (music)","score":0.6419148445129395},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.5471885800361633},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.5377882122993469},{"id":"https://openalex.org/keywords/power\u2013delay-product","display_name":"Power\u2013delay product","score":0.5178945064544678},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5145972967147827},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.43889182806015015},{"id":"https://openalex.org/keywords/16-bit","display_name":"16-bit","score":0.4385942816734314},{"id":"https://openalex.org/keywords/carry-save-adder","display_name":"Carry-save adder","score":0.4369981288909912},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.43043678998947144},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.36264315247535706},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.3209075927734375},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.22695189714431763},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.15834295749664307},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.14515486359596252}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.9320017695426941},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.7693666815757751},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6736748814582825},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6708414554595947},{"id":"https://openalex.org/C2780595030","wikidata":"https://www.wikidata.org/wiki/Q3860309","display_name":"Multiplication (music)","level":2,"score":0.6419148445129395},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.5471885800361633},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5377882122993469},{"id":"https://openalex.org/C2776391166","wikidata":"https://www.wikidata.org/wiki/Q7236873","display_name":"Power\u2013delay product","level":4,"score":0.5178945064544678},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5145972967147827},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.43889182806015015},{"id":"https://openalex.org/C33652231","wikidata":"https://www.wikidata.org/wiki/Q194368","display_name":"16-bit","level":2,"score":0.4385942816734314},{"id":"https://openalex.org/C3227080","wikidata":"https://www.wikidata.org/wiki/Q5046770","display_name":"Carry-save adder","level":4,"score":0.4369981288909912},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.43043678998947144},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.36264315247535706},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.3209075927734375},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.22695189714431763},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.15834295749664307},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14515486359596252},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icccnt56998.2023.10306823","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/icccnt56998.2023.10306823","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 14th International Conference on Computing Communication and Networking Technologies (ICCCNT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.7300000190734863,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1939777336","https://openalex.org/W2137494283","https://openalex.org/W2778155126","https://openalex.org/W2803057706","https://openalex.org/W2972696482","https://openalex.org/W3093783047","https://openalex.org/W3139148530","https://openalex.org/W3162163331","https://openalex.org/W4285088909","https://openalex.org/W6686262183"],"related_works":["https://openalex.org/W2902180427","https://openalex.org/W2777618078","https://openalex.org/W2339546864","https://openalex.org/W1108467054","https://openalex.org/W4384928667","https://openalex.org/W2914874591","https://openalex.org/W2181740462","https://openalex.org/W2779967057","https://openalex.org/W2171373222","https://openalex.org/W2333351870"],"abstract_inverted_index":{"Digital":[0],"signal":[1,35],"processing":[2,36],"relies":[3],"heavily":[4],"on":[5,133],"multiplication":[6,16,68],"operations":[7],"and":[8,85,139],"while":[9],"parallel":[10,67],"multipliers":[11],"can":[12],"provide":[13],"a":[14,24,59,66,87,109,150,175],"rapid":[15],"method,":[17],"their":[18],"implementation":[19],"in":[20,34,115,174,178,193,234],"VLSI":[21],"often":[22],"requires":[23],"considerable":[25],"amount":[26],"of":[27,74,101,126,153,168,195,236],"space.":[28],"To":[29],"mitigate":[30],"word":[31],"size":[32],"growth":[33],"applications,":[37],"it":[38],"is":[39,58,189,205,219,227],"typically":[40],"advisable":[41],"to":[42,89,97,108],"use":[43],"rounded":[44,55],"output.":[45],"This":[46,63],"means":[47],"that":[48,70,221],"minimizing":[49],"the":[50,54,72,81,91,99,102,124,144,164,169],"space":[51],"required":[52],"by":[53,78,191,203,207,229],"output":[56],"multiplier":[57,130],"crucial":[60],"design":[61],"objective.":[62],"article":[64],"presents":[65],"approach":[69],"calculates":[71],"product":[73],"two":[75],"n-bit":[76],"values":[77],"summing":[79],"only":[80,107],"highest":[82],"significant":[83,176],"columns":[84],"leveraging":[86],"technique":[88],"improve":[90],"accuracy.":[92],"Though":[93],"many":[94],"technologies":[95],"evolved":[96],"increase":[98],"performance":[100,125,179],"arithmetic":[103],"circuits":[104],"but":[105],"intended":[106],"certain":[110],"limit":[111],"such":[112],"as":[113],"failing":[114],"power":[116,183,201,225],"usage":[117],"or":[118],"speed":[119],"factor.":[120],"The":[121],"study":[122,152],"evaluates":[123],"an":[127],"8x8":[128],"truncated":[129,238],"developed":[131],"based":[132],"hybrid":[134,154,170],"full":[135,155,171,215],"adders":[136,156,172],"with":[137,157],"16":[138],"22nm":[140,160],"CMOS":[141,161],"technology":[142,162],"using":[143,163],"Tanner":[145],"EDA":[146],"tool.":[147,166],"It":[148,218],"includes":[149],"comparative":[151],"16nm":[158],"&":[159,185,198,209,213,224,231],"same":[165],"Adoption":[167],"results":[173],"improvement":[177],"metrics":[180],"including":[181],"reduced":[182,190,206,228],"consumption":[184,226],"area.":[186],"Area":[187],"occupied":[188,223],"27.2%":[192,230],"case":[194,235],"both":[196],"1-bit":[197,212],"64-bit":[199,214],"adder,":[200],"consumed":[202],"circuit":[204],"57%":[208],"66%":[210],"for":[211],"adder":[216],"respectively.":[217],"observed":[220],"area":[222],"9%":[232],"respectively":[233],"8-bit":[237],"multiplier.":[239]},"counts_by_year":[],"updated_date":"2025-12-25T23:11:45.687758","created_date":"2025-10-10T00:00:00"}