{"id":"https://openalex.org/W3210156022","doi":"https://doi.org/10.1109/icccnt51525.2021.9580027","title":"Design of a multi-functional communication interface for Low power applications","display_name":"Design of a multi-functional communication interface for Low power applications","publication_year":2021,"publication_date":"2021-07-06","ids":{"openalex":"https://openalex.org/W3210156022","doi":"https://doi.org/10.1109/icccnt51525.2021.9580027","mag":"3210156022"},"language":"en","primary_location":{"id":"doi:10.1109/icccnt51525.2021.9580027","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icccnt51525.2021.9580027","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 12th International Conference on Computing Communication and Networking Technologies (ICCCNT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5079681302","display_name":"Ravi Payal","orcid":null},"institutions":[{"id":"https://openalex.org/I1331500379","display_name":"Centre for Development of Advanced Computing","ror":"https://ror.org/022abst40","country_code":"IN","type":"facility","lineage":["https://openalex.org/I1331500379","https://openalex.org/I4210121746"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Ravi Payal","raw_affiliation_strings":["CDAC, Noida, Uttar Pradesh(U.P), India"],"affiliations":[{"raw_affiliation_string":"CDAC, Noida, Uttar Pradesh(U.P), India","institution_ids":["https://openalex.org/I1331500379"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5057325456","display_name":"himanshu .","orcid":null},"institutions":[{"id":"https://openalex.org/I1331500379","display_name":"Centre for Development of Advanced Computing","ror":"https://ror.org/022abst40","country_code":"IN","type":"facility","lineage":["https://openalex.org/I1331500379","https://openalex.org/I4210121746"]},{"id":"https://openalex.org/I105454292","display_name":"Guru Gobind Singh Indraprastha University","ror":"https://ror.org/034q1za58","country_code":"IN","type":"education","lineage":["https://openalex.org/I105454292"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Himanshu","raw_affiliation_strings":["CDAC, Noida, New Delhi, Uttar Pradesh(U.P.) GGSIPU, India"],"affiliations":[{"raw_affiliation_string":"CDAC, Noida, New Delhi, Uttar Pradesh(U.P.) GGSIPU, India","institution_ids":["https://openalex.org/I1331500379","https://openalex.org/I105454292"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5079681302"],"corresponding_institution_ids":["https://openalex.org/I1331500379"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.12563036,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"01","last_page":"04"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T13292","display_name":"Embedded Systems and FPGA Applications","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T13292","display_name":"Embedded Systems and FPGA Applications","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12941","display_name":"Embedded Systems and FPGA Design","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.8439801335334778},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8137043714523315},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.7917301654815674},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7305709719657898},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5545145273208618},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.5279903411865234},{"id":"https://openalex.org/keywords/communications-protocol","display_name":"Communications protocol","score":0.5111930966377258},{"id":"https://openalex.org/keywords/serial-communication","display_name":"Serial communication","score":0.49187564849853516},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.4736410677433014},{"id":"https://openalex.org/keywords/code","display_name":"Code (set theory)","score":0.45749717950820923},{"id":"https://openalex.org/keywords/protocol","display_name":"Protocol (science)","score":0.4228129982948303},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3767525553703308},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.36790788173675537},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.23866870999336243},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.22538164258003235},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.07522919774055481}],"concepts":[{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.8439801335334778},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8137043714523315},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.7917301654815674},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7305709719657898},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5545145273208618},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.5279903411865234},{"id":"https://openalex.org/C12269588","wikidata":"https://www.wikidata.org/wiki/Q132364","display_name":"Communications protocol","level":2,"score":0.5111930966377258},{"id":"https://openalex.org/C51707140","wikidata":"https://www.wikidata.org/wiki/Q518280","display_name":"Serial communication","level":2,"score":0.49187564849853516},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.4736410677433014},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.45749717950820923},{"id":"https://openalex.org/C2780385302","wikidata":"https://www.wikidata.org/wiki/Q367158","display_name":"Protocol (science)","level":3,"score":0.4228129982948303},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3767525553703308},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.36790788173675537},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.23866870999336243},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.22538164258003235},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.07522919774055481},{"id":"https://openalex.org/C71924100","wikidata":"https://www.wikidata.org/wiki/Q11190","display_name":"Medicine","level":0,"score":0.0},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0},{"id":"https://openalex.org/C142724271","wikidata":"https://www.wikidata.org/wiki/Q7208","display_name":"Pathology","level":1,"score":0.0},{"id":"https://openalex.org/C204787440","wikidata":"https://www.wikidata.org/wiki/Q188504","display_name":"Alternative medicine","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icccnt51525.2021.9580027","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icccnt51525.2021.9580027","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 12th International Conference on Computing Communication and Networking Technologies (ICCCNT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W2008175111","https://openalex.org/W2043308811","https://openalex.org/W2276575106","https://openalex.org/W2795114022","https://openalex.org/W2912131811","https://openalex.org/W4236043891","https://openalex.org/W6694839223"],"related_works":["https://openalex.org/W2387264083","https://openalex.org/W2604877941","https://openalex.org/W2390885485","https://openalex.org/W2362523726","https://openalex.org/W2376047108","https://openalex.org/W2136295006","https://openalex.org/W2165480138","https://openalex.org/W2107240870","https://openalex.org/W2107517480","https://openalex.org/W4210326786"],"abstract_inverted_index":{"Multi-functional":[0],"communication":[1,45,60],"interface":[2,16,61,71],"consists":[3],"of":[4,8,26,28,41],"three":[5,42],"different":[6,18,29,43],"types":[7],"serial":[9,44,59],"communication-":[10],"SPI,":[11],"(IIC)":[12],"and":[13],"RS-232.":[14],"Each":[15,58],"has":[17],"protocol.":[19],"This":[20,35],"paper":[21,36],"represents":[22],"the":[23,39,55,70,76,88,91],"basic":[24],"idea":[25],"implementation":[27,93],"interfaces":[30],"in":[31],"an":[32],"single":[33],"interface.":[34],"firstly":[37],"presents":[38],"basics":[40],"interfaces.":[46],"Then":[47],"HDL":[48,66],"like":[49],"Verilog":[50],"is":[51,62,72,85,94],"used":[52],"to":[53],"design":[54],"proposed":[56],"communication.":[57],"written":[63,77],"using":[64,96],"verilog":[65],"language.":[67],"After":[68],"designing,":[69],"analysed":[73],"by":[74,79],"simulating":[75],"code":[78],"simulation":[80,83],"software.":[81],"The":[82],"result":[84],"analysed.":[86],"In":[87],"final":[89],"step,":[90],"FPGA":[92,100],"done":[95],"Xilinx":[97],"Spartan":[98],"6E":[99],"board.":[101]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}