{"id":"https://openalex.org/W3210017119","doi":"https://doi.org/10.1109/icccnt51525.2021.9579529","title":"Power Optimization of 8-bit Register on Ultra Scale FPGA using Low Voltage CMOS I/O Standard","display_name":"Power Optimization of 8-bit Register on Ultra Scale FPGA using Low Voltage CMOS I/O Standard","publication_year":2021,"publication_date":"2021-07-06","ids":{"openalex":"https://openalex.org/W3210017119","doi":"https://doi.org/10.1109/icccnt51525.2021.9579529","mag":"3210017119"},"language":"en","primary_location":{"id":"doi:10.1109/icccnt51525.2021.9579529","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icccnt51525.2021.9579529","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 12th International Conference on Computing Communication and Networking Technologies (ICCCNT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5005025571","display_name":"Anupam Yadav","orcid":"https://orcid.org/0000-0002-9179-3151"},"institutions":[{"id":"https://openalex.org/I82571370","display_name":"GLA University","ror":"https://ror.org/05fnxgv12","country_code":"IN","type":"education","lineage":["https://openalex.org/I82571370"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Anupam Yadav","raw_affiliation_strings":["GLA University, Mathura, India"],"affiliations":[{"raw_affiliation_string":"GLA University, Mathura, India","institution_ids":["https://openalex.org/I82571370"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5005025571"],"corresponding_institution_ids":["https://openalex.org/I82571370"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.12517715,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"6","issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.996399998664856,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8330198526382446},{"id":"https://openalex.org/keywords/dissipation","display_name":"Dissipation","score":0.7573438882827759},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6682813763618469},{"id":"https://openalex.org/keywords/spartan","display_name":"Spartan","score":0.6610791683197021},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5861427783966064},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5255215167999268},{"id":"https://openalex.org/keywords/energy","display_name":"Energy (signal processing)","score":0.43334275484085083},{"id":"https://openalex.org/keywords/efficient-energy-use","display_name":"Efficient energy use","score":0.4231586456298828},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.39674726128578186},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3930444121360779},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3868471384048462},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3206471800804138},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16799381375312805},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.11784139275550842}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8330198526382446},{"id":"https://openalex.org/C135402231","wikidata":"https://www.wikidata.org/wiki/Q898440","display_name":"Dissipation","level":2,"score":0.7573438882827759},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6682813763618469},{"id":"https://openalex.org/C10689553","wikidata":"https://www.wikidata.org/wiki/Q405953","display_name":"Spartan","level":3,"score":0.6610791683197021},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5861427783966064},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5255215167999268},{"id":"https://openalex.org/C186370098","wikidata":"https://www.wikidata.org/wiki/Q442787","display_name":"Energy (signal processing)","level":2,"score":0.43334275484085083},{"id":"https://openalex.org/C2742236","wikidata":"https://www.wikidata.org/wiki/Q924713","display_name":"Efficient energy use","level":2,"score":0.4231586456298828},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.39674726128578186},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3930444121360779},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3868471384048462},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3206471800804138},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16799381375312805},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.11784139275550842},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icccnt51525.2021.9579529","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icccnt51525.2021.9579529","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 12th International Conference on Computing Communication and Networking Technologies (ICCCNT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8999999761581421,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1579110463","https://openalex.org/W1971423915","https://openalex.org/W2064310989","https://openalex.org/W2084073363","https://openalex.org/W2087193285","https://openalex.org/W2123183240","https://openalex.org/W2129173641","https://openalex.org/W2595409900","https://openalex.org/W2597051037","https://openalex.org/W3011812615","https://openalex.org/W3033146104","https://openalex.org/W3048570325","https://openalex.org/W3092005229","https://openalex.org/W3094978859","https://openalex.org/W3107595725","https://openalex.org/W3161627059","https://openalex.org/W3172170603","https://openalex.org/W4238042047","https://openalex.org/W6795601628"],"related_works":["https://openalex.org/W3110137422","https://openalex.org/W3215016102","https://openalex.org/W2047513257","https://openalex.org/W2182587364","https://openalex.org/W1956109649","https://openalex.org/W2067734317","https://openalex.org/W2601403494","https://openalex.org/W2797188297","https://openalex.org/W1977065901","https://openalex.org/W2804202236"],"abstract_inverted_index":{"A":[0],"recent":[1],"movement":[2],"towards":[3],"combining":[4],"field":[5],"programing":[6],"gate":[7],"array":[8],"(FPGA)":[9],"with":[10,154,174],"several":[11],"distributed":[12],"components":[13],"has":[14],"enabled":[15],"them":[16],"an":[17,39,63],"appealing":[18,40],"choice":[19],"for":[20,121],"the":[21,46,111,141,171],"implementation":[22],"of":[23,48,74],"many":[24],"embedded":[25],"devices,":[26],"such":[27],"as":[28],"registers,":[29,82],"memory":[30],"elements,":[31],"etc.":[32],"The":[33,105],"incorporation":[34],"that":[35,67,109],"truly":[36],"makes":[37,45],"FPGAs":[38],"computational":[41],"platform,":[42],"conversely,":[43],"also":[44],"creation":[47],"energy":[49,64,80],"efficient":[50,65,81],"FPGA":[51],"technologies":[52],"very":[53],"difficult":[54],"in":[55,71,89],"practice.":[56],"In":[57],"this":[58],"work,":[59],"we":[60,136],"have":[61],"proposed":[62,172],"register":[66,173],"can":[68],"be":[69],"used":[70],"any":[72],"internet":[73],"Things":[75],"(IoT)":[76],"applications.":[77],"To":[78],"implement":[79],"different":[83,102,133,138],"I/O":[84,103,127,159,180],"standard":[85],"is":[86,96,113,116,144,149,165],"carefully":[87],"selected":[88],"28":[90],"nm":[91],"Artex-7":[92,156],"FPGA.":[93],"Power":[94],"dissipation":[95,120,153,169],"calculated":[97],"at":[98],"various":[99],"frequencies":[100],"and":[101,125,157,178],"standards.":[104],"simulation":[106],"result":[107],"showed":[108],"when":[110],"frequency":[112,134,142],"1GHz,":[114],"there":[115,148,164],"a":[117,150,166],"least":[118,151,167],"power":[119,152,168],"family":[122,155,175],"Spartan":[123,176],"6":[124,177],"LVCMOS12":[126,179],"standard.":[128,160,181],"Now":[129],"after":[130],"switching":[131],"to":[132],"ranges":[135],"got":[137],"results.":[139],"When":[140],"range":[143],"2":[145],"GHz-4.5":[146],"GHz":[147],"LVCMOS15":[158],"At":[161],"5":[162],"GHz,":[163],"by":[170]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}