{"id":"https://openalex.org/W3094523870","doi":"https://doi.org/10.1109/icccnt49239.2020.9225631","title":"Logical Unit Design using Reversible HSG1 Gate and Its Application in ALU Design","display_name":"Logical Unit Design using Reversible HSG1 Gate and Its Application in ALU Design","publication_year":2020,"publication_date":"2020-07-01","ids":{"openalex":"https://openalex.org/W3094523870","doi":"https://doi.org/10.1109/icccnt49239.2020.9225631","mag":"3094523870"},"language":"en","primary_location":{"id":"doi:10.1109/icccnt49239.2020.9225631","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icccnt49239.2020.9225631","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 11th International Conference on Computing, Communication and Networking Technologies (ICCCNT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5031533514","display_name":"Harsh Pallav Govind Rao","orcid":null},"institutions":[{"id":"https://openalex.org/I162030827","display_name":"Thapar Institute of Engineering & Technology","ror":"https://ror.org/00wdq3744","country_code":"IN","type":"education","lineage":["https://openalex.org/I162030827"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Harsh Pallav Govind Rao","raw_affiliation_strings":["Thapar Institute of Engineering & Technology, Patiala, India"],"affiliations":[{"raw_affiliation_string":"Thapar Institute of Engineering & Technology, Patiala, India","institution_ids":["https://openalex.org/I162030827"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5057437994","display_name":"Shiva Dwivedi","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Shiva Dwivedi","raw_affiliation_strings":["Buddha Institute of Technology, Gorakhpur, India"],"affiliations":[{"raw_affiliation_string":"Buddha Institute of Technology, Gorakhpur, India","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5031533514"],"corresponding_institution_ids":["https://openalex.org/I162030827"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.13206719,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10682","display_name":"Quantum Computing Algorithms and Architecture","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10682","display_name":"Quantum Computing Algorithms and Architecture","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/operand","display_name":"Operand","score":0.6440672874450684},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5900229811668396},{"id":"https://openalex.org/keywords/cascade","display_name":"Cascade","score":0.5412859320640564},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.5382916927337646},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.4881320893764496},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4657500684261322},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.44968101382255554},{"id":"https://openalex.org/keywords/dissipation","display_name":"Dissipation","score":0.4483451247215271},{"id":"https://openalex.org/keywords/control-unit","display_name":"Control unit","score":0.4418207108974457},{"id":"https://openalex.org/keywords/component","display_name":"Component (thermodynamics)","score":0.43434178829193115},{"id":"https://openalex.org/keywords/mode","display_name":"Mode (computer interface)","score":0.42508286237716675},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.36587411165237427},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3311767578125},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3266853988170624},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.20763471722602844},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.20502996444702148},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17934998869895935},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.16094446182250977},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.12475430965423584},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10809236764907837}],"concepts":[{"id":"https://openalex.org/C55526617","wikidata":"https://www.wikidata.org/wiki/Q719375","display_name":"Operand","level":2,"score":0.6440672874450684},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5900229811668396},{"id":"https://openalex.org/C34146451","wikidata":"https://www.wikidata.org/wiki/Q5048094","display_name":"Cascade","level":2,"score":0.5412859320640564},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.5382916927337646},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.4881320893764496},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4657500684261322},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.44968101382255554},{"id":"https://openalex.org/C135402231","wikidata":"https://www.wikidata.org/wiki/Q898440","display_name":"Dissipation","level":2,"score":0.4483451247215271},{"id":"https://openalex.org/C81988521","wikidata":"https://www.wikidata.org/wiki/Q676838","display_name":"Control unit","level":2,"score":0.4418207108974457},{"id":"https://openalex.org/C168167062","wikidata":"https://www.wikidata.org/wiki/Q1117970","display_name":"Component (thermodynamics)","level":2,"score":0.43434178829193115},{"id":"https://openalex.org/C48677424","wikidata":"https://www.wikidata.org/wiki/Q6888088","display_name":"Mode (computer interface)","level":2,"score":0.42508286237716675},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.36587411165237427},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3311767578125},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3266853988170624},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.20763471722602844},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.20502996444702148},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17934998869895935},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.16094446182250977},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.12475430965423584},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10809236764907837},{"id":"https://openalex.org/C42360764","wikidata":"https://www.wikidata.org/wiki/Q83588","display_name":"Chemical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icccnt49239.2020.9225631","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icccnt49239.2020.9225631","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 11th International Conference on Computing, Communication and Networking Technologies (ICCCNT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.5600000023841858}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1978078977","https://openalex.org/W2003989103","https://openalex.org/W2025516544","https://openalex.org/W2049708442","https://openalex.org/W2059041305","https://openalex.org/W2068967633","https://openalex.org/W2105259569","https://openalex.org/W2124808421","https://openalex.org/W2748619718","https://openalex.org/W2931524400","https://openalex.org/W3012383337","https://openalex.org/W3018579401","https://openalex.org/W3020878673","https://openalex.org/W3034303617","https://openalex.org/W4210389905","https://openalex.org/W4233798822"],"related_works":["https://openalex.org/W2556282987","https://openalex.org/W1533508804","https://openalex.org/W2050923821","https://openalex.org/W2506885233","https://openalex.org/W1970370079","https://openalex.org/W2333680585","https://openalex.org/W2098637578","https://openalex.org/W1999746819","https://openalex.org/W2104648973","https://openalex.org/W2398973531"],"abstract_inverted_index":{"Due":[0],"to":[1,46,160,207,258],"reduced":[2],"size":[3],"and":[4,20,22,26,61,97,105,115,130,141,175,255],"increase":[5],"in":[6,65,117,163,223,246],"component":[7],"density,":[8],"controlling":[9],"heat":[10],"dissipation":[11],"is":[12,42,50,57,86,198,217,237],"becoming":[13],"a":[14,44,58,118,136,220],"big":[15],"challenge":[16],"for":[17,33,36,93,148,242],"chip":[18],"designers":[19],"manufacturers":[21],"thus":[23],"researchers,":[24],"scientists,":[25],"engineers":[27],"throughout":[28],"the":[29,47,155,184,205,208,233,251,262],"world":[30],"are":[31,146,181],"looking":[32],"newer":[34],"technologies":[35],"remedy.":[37],"One":[38],"such":[39],"technology":[40],"that":[41,232],"providing":[43],"solution":[45],"above-stated":[48],"problem":[49],"Reversible":[51],"Logic":[52],"Technology":[53],"(RL":[54],"T).":[55],"RLT":[56],"new":[59],"paradigm":[60],"finding":[62],"its":[63,240],"application":[64],"Quantum":[66],"Computing,":[67],"Nano-Electronics,":[68],"Cryptography,":[69],"Low-Power":[70],"Low-Dissipation":[71],"circuit":[72],"designs.":[73],"In":[74,133],"this":[75],"paper":[76],"based":[77,166],"on":[78,111,167],"RLT,":[79],"16\u00d716":[80],"Harsh":[81],"Shiva":[82],"Gate":[83],"1":[84,215],"(HSG1)":[85],"proposed.":[87],"HSG1":[88,122,235],"gate":[89,123,216,236],"can":[90],"be":[91,259],"programmed":[92],"performing":[94,149],"16,":[95],"1024,":[96],"16384":[98],"logical":[99,151,178,221,244,256],"output":[100,152,156,179,185],"operations":[101,153,180,257],"using":[102,199,267],"4,":[103],"10,":[104],"14":[106,139],"programmable":[107,140],"input":[108,144,170,206],"pins":[109,145,157],"respectively":[110],"two":[112],"operand":[113,143],"A":[114],"B":[116],"single":[119],"clock":[120],"cycle.":[121],"has":[124,228],"2":[125,142],"Output":[126],"Modes":[127],"-":[128],"Simultaneous":[129,134],"Cascade":[131,164],"Mode.":[132],"Mode,":[135,165],"total":[137],"of":[138,195,211,225,248,253],"available":[147],"65536":[150],"at":[154,183],"from":[158],"x0":[159],"x15.":[161],"While":[162],"4":[168],"selection":[169],"pins,":[171],"X,":[172],"Y,":[173],"N,":[174],"P,":[176],"16":[177],"performed":[182],"pin":[186],"L":[187,200],"<inf":[188,201],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[189,202],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">OUT</inf>":[190,203],".":[191],"The":[192],"main":[193],"advantage":[194],"cascade":[196],"mode":[197],"as":[204,219],"control":[209],"unit":[210,222,245],"ALU":[212],"when":[213],"HSG":[214],"used":[218],"designing":[224],"ALU.":[226],"It":[227],"been":[229,265],"also":[230],"proved":[231],"proposed":[234],"better":[238],"than":[239],"counterpart":[241],"implementing":[243],"terms":[247],"garbage":[249],"output,":[250],"number":[252],"gates,":[254],"performed.":[260],"All":[261],"results":[263],"have":[264],"verified":[266],"VHDL":[268],"simulation.":[269]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}