{"id":"https://openalex.org/W3093929858","doi":"https://doi.org/10.1109/icccnt49239.2020.9225514","title":"Electromigration and Power Analysis of Digital Circuits at 10 nm Technology Node Before Signoff","display_name":"Electromigration and Power Analysis of Digital Circuits at 10 nm Technology Node Before Signoff","publication_year":2020,"publication_date":"2020-07-01","ids":{"openalex":"https://openalex.org/W3093929858","doi":"https://doi.org/10.1109/icccnt49239.2020.9225514","mag":"3093929858"},"language":"en","primary_location":{"id":"doi:10.1109/icccnt49239.2020.9225514","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icccnt49239.2020.9225514","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 11th International Conference on Computing, Communication and Networking Technologies (ICCCNT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5051361944","display_name":"Akanksha Jat","orcid":null},"institutions":[{"id":"https://openalex.org/I105094715","display_name":"National Institute of Technology Kurukshetra","ror":"https://ror.org/04909p852","country_code":"IN","type":"education","lineage":["https://openalex.org/I105094715"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Akanksha Jat","raw_affiliation_strings":["School of VLSI Design and Embedded Systems, National Institute of Technology, Kurukshetra, India"],"affiliations":[{"raw_affiliation_string":"School of VLSI Design and Embedded Systems, National Institute of Technology, Kurukshetra, India","institution_ids":["https://openalex.org/I105094715"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5040416243","display_name":"Shweta Panwalkar","orcid":null},"institutions":[{"id":"https://openalex.org/I4210146682","display_name":"Intel (India)","ror":"https://ror.org/04f2n1245","country_code":"IN","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210146682"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Shweta Panwalkar","raw_affiliation_strings":["Mixed Signal IP Group FAO, Digital Design Team, Intel Corporation, Bangalore, India"],"affiliations":[{"raw_affiliation_string":"Mixed Signal IP Group FAO, Digital Design Team, Intel Corporation, Bangalore, India","institution_ids":["https://openalex.org/I4210146682"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5056510717","display_name":"Shweta Meena","orcid":"https://orcid.org/0000-0002-7283-4560"},"institutions":[{"id":"https://openalex.org/I105094715","display_name":"National Institute of Technology Kurukshetra","ror":"https://ror.org/04909p852","country_code":"IN","type":"education","lineage":["https://openalex.org/I105094715"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Shweta Meena","raw_affiliation_strings":["National Institute of Technology, Kurukshetra, India"],"affiliations":[{"raw_affiliation_string":"National Institute of Technology, Kurukshetra, India","institution_ids":["https://openalex.org/I105094715"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5051361944"],"corresponding_institution_ids":["https://openalex.org/I105094715"],"apc_list":null,"apc_paid":null,"fwci":0.1027,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.4366329,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"4","issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/electromigration","display_name":"Electromigration","score":0.9807420969009399},{"id":"https://openalex.org/keywords/power-network-design","display_name":"Power network design","score":0.5850159525871277},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.5700181722640991},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.5263667702674866},{"id":"https://openalex.org/keywords/voltage-drop","display_name":"Voltage drop","score":0.5168933868408203},{"id":"https://openalex.org/keywords/mean-time-between-failures","display_name":"Mean time between failures","score":0.48802343010902405},{"id":"https://openalex.org/keywords/node","display_name":"Node (physics)","score":0.4865333139896393},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.4863055646419525},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4799342751502991},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.47815975546836853},{"id":"https://openalex.org/keywords/circuit-reliability","display_name":"Circuit reliability","score":0.47276002168655396},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.463306725025177},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.43062055110931396},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.4210916757583618},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.40563520789146423},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.355001300573349},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.34384632110595703},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2525298297405243},{"id":"https://openalex.org/keywords/failure-rate","display_name":"Failure rate","score":0.14951014518737793},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.0978536307811737}],"concepts":[{"id":"https://openalex.org/C138055206","wikidata":"https://www.wikidata.org/wiki/Q1319010","display_name":"Electromigration","level":2,"score":0.9807420969009399},{"id":"https://openalex.org/C164565468","wikidata":"https://www.wikidata.org/wiki/Q7236535","display_name":"Power network design","level":3,"score":0.5850159525871277},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.5700181722640991},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.5263667702674866},{"id":"https://openalex.org/C82178898","wikidata":"https://www.wikidata.org/wiki/Q166839","display_name":"Voltage drop","level":3,"score":0.5168933868408203},{"id":"https://openalex.org/C44154001","wikidata":"https://www.wikidata.org/wiki/Q754940","display_name":"Mean time between failures","level":3,"score":0.48802343010902405},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.4865333139896393},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.4863055646419525},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4799342751502991},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.47815975546836853},{"id":"https://openalex.org/C2778309119","wikidata":"https://www.wikidata.org/wiki/Q5121614","display_name":"Circuit reliability","level":4,"score":0.47276002168655396},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.463306725025177},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.43062055110931396},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.4210916757583618},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.40563520789146423},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.355001300573349},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.34384632110595703},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2525298297405243},{"id":"https://openalex.org/C163164238","wikidata":"https://www.wikidata.org/wiki/Q2737027","display_name":"Failure rate","level":2,"score":0.14951014518737793},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0978536307811737},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icccnt49239.2020.9225514","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icccnt49239.2020.9225514","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 11th International Conference on Computing, Communication and Networking Technologies (ICCCNT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1480888355","https://openalex.org/W2165190641","https://openalex.org/W2329600808","https://openalex.org/W2792652433","https://openalex.org/W2809831706","https://openalex.org/W2810921709","https://openalex.org/W2886614068","https://openalex.org/W2899949355","https://openalex.org/W2979801748","https://openalex.org/W2991538121","https://openalex.org/W2998725013","https://openalex.org/W6769411852"],"related_works":["https://openalex.org/W2165108872","https://openalex.org/W1526466920","https://openalex.org/W4286566980","https://openalex.org/W2324711075","https://openalex.org/W2108172432","https://openalex.org/W2079629645","https://openalex.org/W4245545105","https://openalex.org/W121910558","https://openalex.org/W2119232911","https://openalex.org/W2102295724"],"abstract_inverted_index":{"With":[0],"modern":[1],"advancements":[2],"in":[3,95,111,139,152,186],"technology":[4,52,73,106,133],"nodes":[5,74],"and":[6,18,29,78,88,113,117,135,156,172,175,185],"increasing":[7,82,136],"design":[8],"density,":[9],"it":[10],"is":[11],"becoming":[12],"more":[13,69,115],"challenging":[14],"to":[15,109,132,180],"handle":[16],"integrity":[17],"reliability":[19,38],"checks":[20],"as":[21,36],"signoff":[22,39,184],"verification":[23,37],"steps.":[24],"Electromigration":[25,123],"(EM),":[26],"IR":[27,86],"drop,":[28],"power":[30,89,157,173],"analysis":[31,124,151,158,174],"play":[32,92],"an":[33],"important":[34],"role":[35,94],"measures":[40],"for":[41,121],"any":[42,100],"integrated":[43],"circuits":[44],"(ICs).":[45],"As":[46],"we":[47],"step":[48],"forward":[49],"into":[50],"advance":[51,72],"nodes,":[53],"the":[54,66,96,166,177],"interconnect":[55],"wire":[56,67],"width":[57],"becomes":[58],"thinner":[59],"along":[60],"with":[61,103],"transistor":[62],"size.":[63],"This":[64,81,147,162],"makes":[65],"resistance":[68,83],"dominant":[70],"at":[71,183],"like":[75],"10":[76],"nm":[77],"7":[79],"nm.":[80],"introduces":[84],"high":[85],"drop":[87,155,171],"issues":[90],"which":[91],"significant":[93],"functionality":[97],"failure":[98],"of":[99,144],"electronic":[101],"device":[102],"lower":[104],"process":[105],"nodes.":[107],"Due":[108],"failures":[110],"hardware":[112],"functionality,":[114],"time":[116],"efforts":[118],"are":[119],"required":[120],"signoff.":[122],"has":[125],"also":[126,164,176],"become":[127],"a":[128],"critical":[129],"task":[130],"due":[131],"scaling":[134],"current":[137],"density":[138],"small":[140],"cross":[141],"section":[142],"area":[143],"routing":[145],"wires.":[146],"work":[148,163],"explores":[149],"performance":[150],"electromigration,":[153,169],"voltage":[154,170],"using":[159],"Redhawk":[160],"tool.":[161],"discusses":[165],"factors":[167],"affecting":[168],"possible":[178],"solutions":[179],"mitigate":[181],"violations":[182],"between":[187],"physical":[188],"designing":[189],"stages.":[190]},"counts_by_year":[{"year":2023,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}