{"id":"https://openalex.org/W2899338024","doi":"https://doi.org/10.1109/icccnt.2018.8494021","title":"Analysis of Low Power Reduction Techniques on Cache(SRAM) Memory","display_name":"Analysis of Low Power Reduction Techniques on Cache(SRAM) Memory","publication_year":2018,"publication_date":"2018-07-01","ids":{"openalex":"https://openalex.org/W2899338024","doi":"https://doi.org/10.1109/icccnt.2018.8494021","mag":"2899338024"},"language":"en","primary_location":{"id":"doi:10.1109/icccnt.2018.8494021","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icccnt.2018.8494021","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 9th International Conference on Computing, Communication and Networking Technologies (ICCCNT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5056082582","display_name":"Reeya Agrawal","orcid":"https://orcid.org/0000-0003-1212-8901"},"institutions":[{"id":"https://openalex.org/I82571370","display_name":"GLA University","ror":"https://ror.org/05fnxgv12","country_code":"IN","type":"education","lineage":["https://openalex.org/I82571370"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Reeya Agrawal","raw_affiliation_strings":["G.L.A University"],"affiliations":[{"raw_affiliation_string":"G.L.A University","institution_ids":["https://openalex.org/I82571370"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5045964084","display_name":"V. K. Tomar","orcid":"https://orcid.org/0000-0003-0220-6339"},"institutions":[{"id":"https://openalex.org/I82571370","display_name":"GLA University","ror":"https://ror.org/05fnxgv12","country_code":"IN","type":"education","lineage":["https://openalex.org/I82571370"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Vinay Kumar Tomar","raw_affiliation_strings":["G.L.A University"],"affiliations":[{"raw_affiliation_string":"G.L.A University","institution_ids":["https://openalex.org/I82571370"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5056082582"],"corresponding_institution_ids":["https://openalex.org/I82571370"],"apc_list":null,"apc_paid":null,"fwci":0.3913,"has_fulltext":false,"cited_by_count":15,"citation_normalized_percentile":{"value":0.64348003,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.8295811414718628},{"id":"https://openalex.org/keywords/sense-amplifier","display_name":"Sense amplifier","score":0.82050621509552},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.6757286190986633},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6517122983932495},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.6366141438484192},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4309846758842468},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.41713839769363403},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.4128918945789337},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3416123390197754},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3362357020378113},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3321496248245239},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.2288757860660553},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17682340741157532},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.08010613918304443}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.8295811414718628},{"id":"https://openalex.org/C32666082","wikidata":"https://www.wikidata.org/wiki/Q7450979","display_name":"Sense amplifier","level":3,"score":0.82050621509552},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.6757286190986633},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6517122983932495},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.6366141438484192},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4309846758842468},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.41713839769363403},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.4128918945789337},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3416123390197754},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3362357020378113},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3321496248245239},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.2288757860660553},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17682340741157532},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.08010613918304443},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icccnt.2018.8494021","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icccnt.2018.8494021","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 9th International Conference on Computing, Communication and Networking Technologies (ICCCNT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.7799999713897705}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1501687056","https://openalex.org/W1511666490","https://openalex.org/W1987020298","https://openalex.org/W2054469062","https://openalex.org/W2069257560","https://openalex.org/W2114621701","https://openalex.org/W2118528827","https://openalex.org/W2313651598","https://openalex.org/W2503847603","https://openalex.org/W2537147120","https://openalex.org/W2575524787","https://openalex.org/W2620029194","https://openalex.org/W2742986517","https://openalex.org/W2782282142","https://openalex.org/W2783756203","https://openalex.org/W4285719527","https://openalex.org/W6732068825"],"related_works":["https://openalex.org/W1835913819","https://openalex.org/W2548084981","https://openalex.org/W2051363901","https://openalex.org/W2127348582","https://openalex.org/W2136142653","https://openalex.org/W2373152541","https://openalex.org/W2174410816","https://openalex.org/W3209598999","https://openalex.org/W2189053673","https://openalex.org/W3200702775"],"abstract_inverted_index":{"This":[0],"paper":[1],"proposes":[2],"the":[3],"single-bit":[4,72],"cache":[5,73],"memory":[6,74],"architecture":[7],"with":[8,50,56,77,82],"its":[9],"peripherals":[10],"like":[11],"write":[12],"driver":[13],"circuit,":[14,17],"a":[15,71],"precharge":[16],"SRAM":[18,44,47,76],"Cell":[19],"and":[20,65,81,104],"Charge-Transfer":[21],"Sense":[22],"Amplifier.":[23],"Then,":[24],"low":[25,51],"power":[26,52],"reduction":[27,53,62,67,91,95,100,106],"techniQUES":[28],"such":[29],"as":[30],"Forced":[31,57,78],"-Stack":[32],"Technique,":[33,35],"Sleep-Stack":[34],"Variable":[36],"Body":[37],"Biasing":[38],"technique":[39,54],"etc.":[40],"is":[41,86],"applied":[42],"over":[43],"cell.":[45],"Furthermore,":[46],"cell":[48],"along":[49],"i.e.":[55],"Sleep":[58,79],"results":[59],"in":[60,63,68,92,96,101,107],"40%":[61],"Power":[64],"43%":[66],"PDP.":[69,108],"In":[70],"architecture,":[75],"Technique":[80],"Charge-transfer":[83],"sense":[84],"amplifier":[85],"designed":[87],"which":[88],"consumes":[89],"5%":[90],"power,":[93],"42%":[94],"Read":[97],"Delay,":[98],"20%":[99],"Write":[102],"Delay":[103],"7%":[105]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":5},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":1}],"updated_date":"2026-03-25T13:04:00.132906","created_date":"2025-10-10T00:00:00"}