{"id":"https://openalex.org/W2898743978","doi":"https://doi.org/10.1109/icccnt.2018.8493779","title":"Enabling Concurrent Clock and Power Gating in 32 Bit ROM","display_name":"Enabling Concurrent Clock and Power Gating in 32 Bit ROM","publication_year":2018,"publication_date":"2018-07-01","ids":{"openalex":"https://openalex.org/W2898743978","doi":"https://doi.org/10.1109/icccnt.2018.8493779","mag":"2898743978"},"language":"en","primary_location":{"id":"doi:10.1109/icccnt.2018.8493779","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icccnt.2018.8493779","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 9th International Conference on Computing, Communication and Networking Technologies (ICCCNT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5002762945","display_name":"Harekrishna Kumar","orcid":"https://orcid.org/0000-0002-2098-4196"},"institutions":[{"id":"https://openalex.org/I82571370","display_name":"GLA University","ror":"https://ror.org/05fnxgv12","country_code":"IN","type":"education","lineage":["https://openalex.org/I82571370"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Harekrishna Kumar","raw_affiliation_strings":["G.L.A university, Mathura, India"],"affiliations":[{"raw_affiliation_string":"G.L.A university, Mathura, India","institution_ids":["https://openalex.org/I82571370"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075302324","display_name":"Anjan Kumar","orcid":"https://orcid.org/0000-0002-0451-6042"},"institutions":[{"id":"https://openalex.org/I82571370","display_name":"GLA University","ror":"https://ror.org/05fnxgv12","country_code":"IN","type":"education","lineage":["https://openalex.org/I82571370"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Anjan Kumar","raw_affiliation_strings":["G.L.A university, Mathura, India"],"affiliations":[{"raw_affiliation_string":"G.L.A university, Mathura, India","institution_ids":["https://openalex.org/I82571370"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5042917625","display_name":"Vinay Kumar Deolia","orcid":"https://orcid.org/0000-0003-0975-2121"},"institutions":[{"id":"https://openalex.org/I82571370","display_name":"GLA University","ror":"https://ror.org/05fnxgv12","country_code":"IN","type":"education","lineage":["https://openalex.org/I82571370"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Vinay Kumar Deolia","raw_affiliation_strings":["G.L.A university, Mathura, India"],"affiliations":[{"raw_affiliation_string":"G.L.A university, Mathura, India","institution_ids":["https://openalex.org/I82571370"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5002762945"],"corresponding_institution_ids":["https://openalex.org/I82571370"],"apc_list":null,"apc_paid":null,"fwci":0.2575,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.57976237,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"3","issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/transmission-gate","display_name":"Transmission gate","score":0.7781184315681458},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.758662223815918},{"id":"https://openalex.org/keywords/power-gating","display_name":"Power gating","score":0.7310107946395874},{"id":"https://openalex.org/keywords/dissipation","display_name":"Dissipation","score":0.6679438948631287},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5717747807502747},{"id":"https://openalex.org/keywords/dynamic-demand","display_name":"Dynamic demand","score":0.5636348128318787},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5031103491783142},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4915822446346283},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4827224910259247},{"id":"https://openalex.org/keywords/low-power-electronics","display_name":"Low-power electronics","score":0.4632972180843353},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3838239908218384},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.3354322612285614},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.3149893283843994},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.29860061407089233},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.2880389988422394},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2566991448402405},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.23971465229988098},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.1546209156513214}],"concepts":[{"id":"https://openalex.org/C2780949067","wikidata":"https://www.wikidata.org/wiki/Q1136752","display_name":"Transmission gate","level":4,"score":0.7781184315681458},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.758662223815918},{"id":"https://openalex.org/C2780700455","wikidata":"https://www.wikidata.org/wiki/Q7236515","display_name":"Power gating","level":4,"score":0.7310107946395874},{"id":"https://openalex.org/C135402231","wikidata":"https://www.wikidata.org/wiki/Q898440","display_name":"Dissipation","level":2,"score":0.6679438948631287},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5717747807502747},{"id":"https://openalex.org/C45872418","wikidata":"https://www.wikidata.org/wiki/Q5318966","display_name":"Dynamic demand","level":3,"score":0.5636348128318787},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5031103491783142},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4915822446346283},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4827224910259247},{"id":"https://openalex.org/C117551214","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Low-power electronics","level":4,"score":0.4632972180843353},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3838239908218384},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.3354322612285614},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.3149893283843994},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.29860061407089233},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.2880389988422394},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2566991448402405},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.23971465229988098},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.1546209156513214},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icccnt.2018.8493779","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icccnt.2018.8493779","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 9th International Conference on Computing, Communication and Networking Technologies (ICCCNT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8899999856948853}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1939942640","https://openalex.org/W2024554415","https://openalex.org/W2064408025","https://openalex.org/W2076941902","https://openalex.org/W2096889604","https://openalex.org/W2113774150","https://openalex.org/W2127128585","https://openalex.org/W2414296714","https://openalex.org/W2508880948","https://openalex.org/W2541933328","https://openalex.org/W2554457903","https://openalex.org/W2597051037","https://openalex.org/W6656776801","https://openalex.org/W7066775360"],"related_works":["https://openalex.org/W2152979262","https://openalex.org/W2485892467","https://openalex.org/W3127845477","https://openalex.org/W2188626039","https://openalex.org/W2158114058","https://openalex.org/W4252084893","https://openalex.org/W1949070338","https://openalex.org/W2898743978","https://openalex.org/W2102121056","https://openalex.org/W2003272148"],"abstract_inverted_index":{"Gated":[0,5],"Clock":[1,93],"as":[2,4,17,19,144,146],"well":[3,18,145],"power":[6,43,52,71,76,79,90,127,148],"have":[7,149],"demonstrated":[8],"to":[9,40,49],"be":[10],"very":[11],"operative":[12],"elucidations":[13],"for":[14],"Lessing":[15],"active":[16],"leakage":[20,75],"power,":[21],"respectively.":[22],"These":[23],"method":[24,68],"applied":[25],"in":[26,119,142],"the":[27,31,60,67,74,84,88],"same":[28],"circuit":[29,37],"that":[30,122],"gated":[32,36,78,92,106,123,126],"clock":[33,107,124],"or":[34],"transmission":[35,95],"is":[38,48,81,139],"used":[39],"reduce":[41],"dynamic":[42,89,147],"dissipation.":[44,72],"Our":[45],"main":[46],"concern":[47],"analysis":[50],"of":[51,54,69,134,154],"dissipation":[53,91],"32":[55],"bit":[56],"ROM":[57],"by":[58,132,152],"applying":[59],"gating":[61],"technique.":[62],"This":[63],"paper":[64],"integrates":[65],"both":[66,129],"minimizing":[70],"Lessening":[73],"dissipation,":[77],"technique":[80,101,108,128],"used.":[82],"On":[83],"other":[85],"hand":[86],"reducing":[87],"with":[94,109],"gate":[96],"enabled":[97],"&":[98],"latch":[99],"free":[100],"are":[102,130],"use.":[103],"Starting":[104],"from":[105],"low":[110],"voltage":[111],"complementary":[112],"metal":[113],"oxide":[114],"semiconductor":[115],"(LVCMOS)":[116],"input-output":[117],"standard":[118],"Xilinx.":[120],"After":[121],"and":[125],"implemented":[131],"help":[133,153],"Tanner":[135,155],"EDA":[136,156],"tool.":[137,157],"There":[138],"significant":[140],"reduction":[141],"static":[143],"been":[150],"seen":[151]},"counts_by_year":[{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}