{"id":"https://openalex.org/W2149949040","doi":"https://doi.org/10.1109/icccn.2003.1284205","title":"A fast ternary CAM design for IP networking applications","display_name":"A fast ternary CAM design for IP networking applications","publication_year":2004,"publication_date":"2004-06-03","ids":{"openalex":"https://openalex.org/W2149949040","doi":"https://doi.org/10.1109/icccn.2003.1284205","mag":"2149949040"},"language":"en","primary_location":{"id":"doi:10.1109/icccn.2003.1284205","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icccn.2003.1284205","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 12th International Conference on Computer Communications and Networks (IEEE Cat. No.03EX712)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5038706088","display_name":"B. Gamache","orcid":null},"institutions":[{"id":"https://openalex.org/I188538660","display_name":"University of Colorado Boulder","ror":"https://ror.org/02ttsq026","country_code":"US","type":"education","lineage":["https://openalex.org/I188538660"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"B. Gamache","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Colorado, Boulder, CO, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Colorado, Boulder, CO, USA","institution_ids":["https://openalex.org/I188538660"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014055177","display_name":"Z. Pfeffer","orcid":null},"institutions":[{"id":"https://openalex.org/I188538660","display_name":"University of Colorado Boulder","ror":"https://ror.org/02ttsq026","country_code":"US","type":"education","lineage":["https://openalex.org/I188538660"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Z. Pfeffer","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Colorado, Boulder, CO, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Colorado, Boulder, CO, USA","institution_ids":["https://openalex.org/I188538660"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5021685706","display_name":"Sunil P. Khatri","orcid":"https://orcid.org/0000-0001-7134-9929"},"institutions":[{"id":"https://openalex.org/I188538660","display_name":"University of Colorado Boulder","ror":"https://ror.org/02ttsq026","country_code":"US","type":"education","lineage":["https://openalex.org/I188538660"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S.P. Khatri","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Colorado, Boulder, CO, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Colorado, Boulder, CO, USA","institution_ids":["https://openalex.org/I188538660"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I188538660"],"apc_list":null,"apc_paid":null,"fwci":1.03,"has_fulltext":false,"cited_by_count":26,"citation_normalized_percentile":{"value":0.7411529,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"434","last_page":"439"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11269","display_name":"Algorithms and Data Compression","score":0.9491000175476074,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9488999843597412,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8161113262176514},{"id":"https://openalex.org/keywords/content-addressable-memory","display_name":"Content-addressable memory","score":0.6601862907409668},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.6351956725120544},{"id":"https://openalex.org/keywords/routing-table","display_name":"Routing table","score":0.48357030749320984},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.48157501220703125},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.47540101408958435},{"id":"https://openalex.org/keywords/prefix","display_name":"Prefix","score":0.45272117853164673},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4415128529071808},{"id":"https://openalex.org/keywords/content-addressable-storage","display_name":"Content-addressable storage","score":0.42559266090393066},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.4243663251399994},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.40945345163345337},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.3797740936279297},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.35075944662094116},{"id":"https://openalex.org/keywords/routing-protocol","display_name":"Routing protocol","score":0.17495238780975342},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.14790567755699158}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8161113262176514},{"id":"https://openalex.org/C53442348","wikidata":"https://www.wikidata.org/wiki/Q745101","display_name":"Content-addressable memory","level":3,"score":0.6601862907409668},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.6351956725120544},{"id":"https://openalex.org/C184896649","wikidata":"https://www.wikidata.org/wiki/Q290066","display_name":"Routing table","level":4,"score":0.48357030749320984},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.48157501220703125},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.47540101408958435},{"id":"https://openalex.org/C141603448","wikidata":"https://www.wikidata.org/wiki/Q134830","display_name":"Prefix","level":2,"score":0.45272117853164673},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4415128529071808},{"id":"https://openalex.org/C2778618852","wikidata":"https://www.wikidata.org/wiki/Q1128613","display_name":"Content-addressable storage","level":4,"score":0.42559266090393066},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.4243663251399994},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.40945345163345337},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.3797740936279297},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.35075944662094116},{"id":"https://openalex.org/C104954878","wikidata":"https://www.wikidata.org/wiki/Q1648707","display_name":"Routing protocol","level":3,"score":0.17495238780975342},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.14790567755699158},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.0},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icccn.2003.1284205","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icccn.2003.1284205","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 12th International Conference on Computer Communications and Networks (IEEE Cat. No.03EX712)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.4099999964237213,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1497276254","https://openalex.org/W2010481867","https://openalex.org/W2033938536","https://openalex.org/W2116580823","https://openalex.org/W2116832203","https://openalex.org/W2137231558","https://openalex.org/W2159192367","https://openalex.org/W2160776998","https://openalex.org/W2162597606","https://openalex.org/W3143002681","https://openalex.org/W4243164749","https://openalex.org/W4249985154","https://openalex.org/W6659178179"],"related_works":["https://openalex.org/W2068933159","https://openalex.org/W2561621772","https://openalex.org/W1989420504","https://openalex.org/W2125477157","https://openalex.org/W4321273133","https://openalex.org/W3103704822","https://openalex.org/W2093404141","https://openalex.org/W2109692706","https://openalex.org/W1966442185","https://openalex.org/W2165082655"],"abstract_inverted_index":{"In":[0,53],"this":[1,51],"paper":[2],"we":[3],"describe":[4],"a":[5,13,41,77,173,189,198,306,309,324],"VLSI":[6,157],"implementation":[7,160],"and":[8,32,44,159,168,246,252,271,279],"complete":[9,62,298],"circuit":[10,227,234,277,300],"design":[11,134,274,280,292,301],"of":[12,29,92,106,112,126,145,176,201,249,258,288,312,327],"fast":[14,333],"ternary":[15],"CAM":[16],"(TCAM).":[17],"TCAMs":[18,151],"are":[19,211,241,253],"commonly":[20],"used":[21],"to":[22,39,94,117,216,264,319],"perform":[23,320],"routing":[24,139,321],"lookups":[25,121,322],"in":[26,64,208,220,243,255,262],"the":[27,65,90,221,244,250,256,289,335],"backbone":[28],"IP":[30],"networks":[31],"small":[33],"gateways.":[34],"Our":[35,224,314],"TCAM":[36,57,60,102,133,147,163,179,251,260,291,299,315,339],"is":[37,71,74,165,169,228,302,330],"designed":[38],"have":[40,99,269,283],"greater":[42],"capacity":[43,311],"speed":[45,143,183],"than":[46],"any":[47,68],"commercial":[48],"offering":[49],"at":[50,323],"time.":[52],"contrast":[54],"with":[55,89,103,109,308],"existing":[56],"approaches,":[58],"our":[59,101,132,146,273],"allows":[61],"flexibility":[63],"location":[66],"where":[67],"new":[69],"entry":[70,108],"inserted.":[72],"This":[73,129],"achieved":[75],"by":[76],"novel":[78],"longest":[79],"prefix":[80,107],"match":[81,206],"(LPM)":[82],"determination":[83,226],"circuit,":[84],"whose":[85],"delay":[86,219],"increases":[87],"logarithmically":[88],"number":[91],"bits":[93,105,111],"be":[95],"looked":[96],"up.":[97],"We":[98,268,282],"implemented":[100,229,270],"512":[104,110],"destination":[113],"information,":[114],"allowing":[115],"it":[116],"implement":[118],"large":[119],"address":[120],"as":[122,124,332,334],"well":[123],"quality":[125],"service":[127],"mechanisms.":[128],"would":[130],"make":[131],"particularly":[135],"suitable":[136],"for":[137,181,193,235],"IPv6":[138],"lookup":[140,186,199,222,266],"applications.":[141],"The":[142,162,297],"improvement":[144],"over":[148],"currently":[149],"available":[150,338],"results":[152],"from":[153],"various":[154],"carefully":[155],"selected":[156],"architectural":[158],"choices.":[161],"size":[164],"21":[166],"Mb":[167],"broken":[170],"up":[171],"into":[172,213],"regular":[174],"grid":[175],"13x13":[177],"smaller":[178],"blocks":[180,210],"improved":[182],"characteristics.":[184],"Routing":[185],"operations":[187],"use":[188],"heavily":[190],"pipelined":[191],"approach":[192],"maximum":[194],"throughput,":[195],"while":[196],"ensuring":[197],"latency":[200],"3":[202],"clock":[203],"cycles.":[204],"Individual":[205],"lines":[207],"these":[209],"split":[212],"4":[214],"sections":[215,248],"reduce":[217],"RC":[218],"process.":[223],"LPM":[225,245],"using":[230,275,293],"an":[231,317],"efficient":[232],"wired-NOR":[233],"further":[236],"reduced":[237],"delay.":[238],"Sense":[239],"amplifiers":[240],"utilized":[242],"SRAM":[247],"located":[254],"center":[257],"each":[259],"subblock":[261],"order":[263],"improve":[265],"speed.":[267],"validated":[272],"state-of-the-art":[276],"analysis":[278],"tools.":[281,296],"also":[284],"generated":[285],"mask":[286],"layouts":[287],"entire":[290],"current":[294],"layout":[295],"approximately":[303],"18mm":[304],"on":[305],"side,":[307],"total":[310],"21Mb.":[313],"has":[316],"ability":[318],"line":[325],"rate":[326],"76.8Gb/s":[328],"which":[329],"twice":[331],"fastest":[336],"commercially":[337],"today.":[340]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":6},{"year":2012,"cited_by_count":2}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}