{"id":"https://openalex.org/W4416429666","doi":"https://doi.org/10.1109/iccad66269.2025.11240978","title":"ILP-Driven FPGA Multiplier Synthesis: A Scalable Framework for Area-Latency Co-Optimization","display_name":"ILP-Driven FPGA Multiplier Synthesis: A Scalable Framework for Area-Latency Co-Optimization","publication_year":2025,"publication_date":"2025-10-26","ids":{"openalex":"https://openalex.org/W4416429666","doi":"https://doi.org/10.1109/iccad66269.2025.11240978"},"language":null,"primary_location":{"id":"doi:10.1109/iccad66269.2025.11240978","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad66269.2025.11240978","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE/ACM International Conference On Computer Aided Design (ICCAD)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5088092175","display_name":"Shangshang Yao","orcid":"https://orcid.org/0000-0001-7217-1712"},"institutions":[{"id":"https://openalex.org/I170215575","display_name":"National University of Defense Technology","ror":"https://ror.org/05d2yfz11","country_code":"CN","type":"education","lineage":["https://openalex.org/I170215575"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Shangshang Yao","raw_affiliation_strings":["National University of Defense Technology,College of Computer Science and Technology,Changsha,China"],"affiliations":[{"raw_affiliation_string":"National University of Defense Technology,College of Computer Science and Technology,Changsha,China","institution_ids":["https://openalex.org/I170215575"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112074487","display_name":"Kunlong Li","orcid":null},"institutions":[{"id":"https://openalex.org/I4210132426","display_name":"Shanghai Fudan Microelectronics (China)","ror":"https://ror.org/02vfj3j86","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210132426"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Kunlong Li","raw_affiliation_strings":["Fudan University,College of Integrated Circuits and Micro-Nano Electronics,Shanghai,China"],"affiliations":[{"raw_affiliation_string":"Fudan University,College of Integrated Circuits and Micro-Nano Electronics,Shanghai,China","institution_ids":["https://openalex.org/I4210132426"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101695058","display_name":"Li Shen","orcid":null},"institutions":[{"id":"https://openalex.org/I170215575","display_name":"National University of Defense Technology","ror":"https://ror.org/05d2yfz11","country_code":"CN","type":"education","lineage":["https://openalex.org/I170215575"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Li Shen","raw_affiliation_strings":["National University of Defense Technology,College of Computer Science and Technology,Changsha,China"],"affiliations":[{"raw_affiliation_string":"National University of Defense Technology,College of Computer Science and Technology,Changsha,China","institution_ids":["https://openalex.org/I170215575"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5088092175"],"corresponding_institution_ids":["https://openalex.org/I170215575"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.35415496,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"9"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.34700000286102295,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.34700000286102295,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.22599999606609344,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.21140000224113464,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6990000009536743},{"id":"https://openalex.org/keywords/toolchain","display_name":"Toolchain","score":0.6952000260353088},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6650999784469604},{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.6136000156402588},{"id":"https://openalex.org/keywords/leverage","display_name":"Leverage (statistics)","score":0.5236999988555908},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.4717999994754791},{"id":"https://openalex.org/keywords/integer-programming","display_name":"Integer programming","score":0.44519999623298645},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.4115999937057495}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.710099995136261},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6990000009536743},{"id":"https://openalex.org/C2777062904","wikidata":"https://www.wikidata.org/wiki/Q545406","display_name":"Toolchain","level":3,"score":0.6952000260353088},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6650999784469604},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.6136000156402588},{"id":"https://openalex.org/C153083717","wikidata":"https://www.wikidata.org/wiki/Q6535263","display_name":"Leverage (statistics)","level":2,"score":0.5236999988555908},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4772999882698059},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.4717999994754791},{"id":"https://openalex.org/C56086750","wikidata":"https://www.wikidata.org/wiki/Q6042592","display_name":"Integer programming","level":2,"score":0.44519999623298645},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.4115999937057495},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3864000141620636},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3856000006198883},{"id":"https://openalex.org/C115874739","wikidata":"https://www.wikidata.org/wiki/Q825377","display_name":"Critical path method","level":2,"score":0.3779999911785126},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.3691999912261963},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.33799999952316284},{"id":"https://openalex.org/C41045048","wikidata":"https://www.wikidata.org/wiki/Q202843","display_name":"Linear programming","level":2,"score":0.3280999958515167},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.31790000200271606},{"id":"https://openalex.org/C124296912","wikidata":"https://www.wikidata.org/wiki/Q575178","display_name":"NAND gate","level":3,"score":0.29910001158714294},{"id":"https://openalex.org/C79974875","wikidata":"https://www.wikidata.org/wiki/Q483639","display_name":"Cloud computing","level":2,"score":0.2962999939918518},{"id":"https://openalex.org/C174348530","wikidata":"https://www.wikidata.org/wiki/Q188635","display_name":"Bridging (networking)","level":2,"score":0.2896000146865845},{"id":"https://openalex.org/C127879752","wikidata":"https://www.wikidata.org/wiki/Q3390760","display_name":"Place and route","level":3,"score":0.27959999442100525},{"id":"https://openalex.org/C179799912","wikidata":"https://www.wikidata.org/wiki/Q205084","display_name":"Computational complexity theory","level":2,"score":0.2660999894142151},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.2596000134944916},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2590999901294708},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.2563000023365021},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.2535000145435333}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccad66269.2025.11240978","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad66269.2025.11240978","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE/ACM International Conference On Computer Aided Design (ICCAD)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1977850862","https://openalex.org/W1983849809","https://openalex.org/W2808327285","https://openalex.org/W2900613774","https://openalex.org/W3013389427","https://openalex.org/W3013744920","https://openalex.org/W3018565930","https://openalex.org/W3126267573","https://openalex.org/W3206763996","https://openalex.org/W3213128260","https://openalex.org/W4200367747","https://openalex.org/W4239085833","https://openalex.org/W4255177036","https://openalex.org/W4311839916","https://openalex.org/W4312939001","https://openalex.org/W4385214089","https://openalex.org/W4386765017","https://openalex.org/W4401212157","https://openalex.org/W4401568363"],"related_works":[],"abstract_inverted_index":{"Modern":[0],"computing":[1],"paradigms":[2],"impose":[3],"diverging":[4],"requirements":[5],"on":[6,97],"arithmetic":[7],"circuits,":[8],"with":[9],"cloud":[10],"applications":[11],"prioritizing":[12],"throughput":[13],"and":[14,38,57,86,111],"edge":[15],"devices":[16],"demanding":[17],"area":[18],"efficiency":[19],"under":[20],"power":[21],"constraints.":[22],"While":[23],"Field-Programmable":[24],"Gate":[25],"Arrays":[26],"(FPGAs)":[27],"leverage":[28],"heterogeneous":[29],"DSP-LUT":[30],"fabrics":[31],"for":[32,70,119],"flexibility,":[33],"their":[34],"rigid":[35],"DSP":[36],"layouts":[37],"LUT-centric":[39],"architectural":[40],"constraints":[41],"hinder":[42],"scalable":[43],"multiplier":[44,72],"designs.":[45,144],"Existing":[46],"FPGA-based":[47],"approaches":[48],"face":[49],"intrinsic":[50],"scalability":[51],"limitations":[52],"from":[53],"primitive":[54],"cascading":[55],"techniques":[56],"inflexible":[58],"performance-resource":[59],"tradeoffs.":[60],"This":[61],"paper":[62],"proposes":[63],"an":[64,87],"Integer":[65],"Linear":[66],"Programming":[67],"(ILP)-driven":[68],"framework":[69],"Pareto-optimal":[71],"synthesis,":[73],"enabling":[74],"arbitrary":[75],"bit-widths":[76],"via":[77],"LUT-compressor":[78],"modeling,":[79],"application-aware":[80],"configurations":[81],"(performance-focused":[82],"vs.":[83],"area-minimized":[84],"modes),":[85],"automated":[88],"toolchain":[89],"translating":[90],"ILP":[91],"solutions":[92],"to":[93],"synthesizable":[94],"Verilog.":[95],"Evaluations":[96],"Xilinx":[98,123],"UltraScale+":[99],"series":[100],"FPGAs":[101],"demonstrate":[102],"27.8%":[103],"critical":[104],"path":[105],"delay":[106],"reduction":[107],"in":[108,116],"high-performance":[109],"mode":[110,118],"21.4%":[112],"LUT":[113],"resource":[114],"savings":[115],"areaefficient":[117],"16-bit":[120],"multipliers":[121],"versus":[122],"LogiCORE<sup":[124],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[125],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">\u2122</sup>":[126],"IP.":[127],"The":[128],"framework\u2019s":[129],"adaptive":[130],"optimization":[131],"bridges":[132],"cloud-edge":[133],"computational":[134],"divergence,":[135],"achieving":[136],"a":[137],"15.5-34.2%":[138],"area-delay":[139],"product":[140],"improvement":[141],"across":[142],"8-16b":[143]},"counts_by_year":[],"updated_date":"2026-04-09T08:11:56.329763","created_date":"2025-11-20T00:00:00"}