{"id":"https://openalex.org/W4416429502","doi":"https://doi.org/10.1109/iccad66269.2025.11240957","title":"Invited Paper: System and Technology Co-Optimization Framework for a Disaggregated System with Passive Die 2.5D Integration","display_name":"Invited Paper: System and Technology Co-Optimization Framework for a Disaggregated System with Passive Die 2.5D Integration","publication_year":2025,"publication_date":"2025-10-26","ids":{"openalex":"https://openalex.org/W4416429502","doi":"https://doi.org/10.1109/iccad66269.2025.11240957"},"language":null,"primary_location":{"id":"doi:10.1109/iccad66269.2025.11240957","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad66269.2025.11240957","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE/ACM International Conference On Computer Aided Design (ICCAD)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5086357798","display_name":"Gauthaman Murali","orcid":"https://orcid.org/0000-0003-0146-4977"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Gauthaman Murali","raw_affiliation_strings":["Intel,Portland,OR,USA"],"affiliations":[{"raw_affiliation_string":"Intel,Portland,OR,USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5089769405","display_name":"Mudit Bhargava","orcid":"https://orcid.org/0000-0003-4503-2260"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mudit Bhargava","raw_affiliation_strings":["Intel,Austin,TX,USA"],"affiliations":[{"raw_affiliation_string":"Intel,Austin,TX,USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5120607110","display_name":"Shairfe Salahuddin","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shairfe Salahuddin","raw_affiliation_strings":["Intel,Portland,OR,USA"],"affiliations":[{"raw_affiliation_string":"Intel,Portland,OR,USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100619481","display_name":"Zhichao Chen","orcid":"https://orcid.org/0000-0003-2780-4992"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Zhichao Chen","raw_affiliation_strings":["Intel,Chandler,AZ,USA"],"affiliations":[{"raw_affiliation_string":"Intel,Chandler,AZ,USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5088207165","display_name":"A.K. Pandey","orcid":"https://orcid.org/0000-0001-6033-2822"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Archana Pandey","raw_affiliation_strings":["Intel,Portland,OR,USA"],"affiliations":[{"raw_affiliation_string":"Intel,Portland,OR,USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066731099","display_name":"Srivatsa Srinivasa","orcid":"https://orcid.org/0000-0002-3146-6642"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Srivatsa Rangachar Srinivasa","raw_affiliation_strings":["Intel,Portland,OR,USA"],"affiliations":[{"raw_affiliation_string":"Intel,Portland,OR,USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044558070","display_name":"Prerna Budhkar","orcid":"https://orcid.org/0009-0005-9816-4242"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Prerna Budhkar","raw_affiliation_strings":["Intel,Portland,OR,USA"],"affiliations":[{"raw_affiliation_string":"Intel,Portland,OR,USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036685018","display_name":"Ragh Kuttappa","orcid":"https://orcid.org/0000-0003-1022-2187"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ragh Kuttappa","raw_affiliation_strings":["Intel,Portland,OR,USA"],"affiliations":[{"raw_affiliation_string":"Intel,Portland,OR,USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072530511","display_name":"Vinayak Honkote","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Vinayak Honkote","raw_affiliation_strings":["Intel,Portland,OR,USA"],"affiliations":[{"raw_affiliation_string":"Intel,Portland,OR,USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5120415892","display_name":"Prashanth Sakthi","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Prashanth Sakthi","raw_affiliation_strings":["Intel,Portland,OR,USA"],"affiliations":[{"raw_affiliation_string":"Intel,Portland,OR,USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5088100619","display_name":"Myung-Hee Na","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Myung-Hee Na","raw_affiliation_strings":["Intel,Portland,OR,USA"],"affiliations":[{"raw_affiliation_string":"Intel,Portland,OR,USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5016416631","display_name":"Tanay Karnik","orcid":"https://orcid.org/0000-0003-0072-1492"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Tanay Karnik","raw_affiliation_strings":["Intel,Portland,OR,USA"],"affiliations":[{"raw_affiliation_string":"Intel,Portland,OR,USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":12,"corresponding_author_ids":["https://openalex.org/A5086357798"],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.37697452,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9368000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9368000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.02019999921321869,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.011599999852478504,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6945000290870667},{"id":"https://openalex.org/keywords/die","display_name":"Die (integrated circuit)","score":0.6327000260353088},{"id":"https://openalex.org/keywords/interposer","display_name":"Interposer","score":0.5648000240325928},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.49390000104904175},{"id":"https://openalex.org/keywords/system-integration","display_name":"System integration","score":0.4553999900817871},{"id":"https://openalex.org/keywords/limiting","display_name":"Limiting","score":0.4510999917984009},{"id":"https://openalex.org/keywords/systems-design","display_name":"Systems design","score":0.41260001063346863},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4059999883174896}],"concepts":[{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6945000290870667},{"id":"https://openalex.org/C111106434","wikidata":"https://www.wikidata.org/wiki/Q1072430","display_name":"Die (integrated circuit)","level":2,"score":0.6327000260353088},{"id":"https://openalex.org/C158802814","wikidata":"https://www.wikidata.org/wiki/Q6056418","display_name":"Interposer","level":4,"score":0.5648000240325928},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.49390000104904175},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4652000069618225},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.4560999870300293},{"id":"https://openalex.org/C19527686","wikidata":"https://www.wikidata.org/wiki/Q1665453","display_name":"System integration","level":2,"score":0.4553999900817871},{"id":"https://openalex.org/C188198153","wikidata":"https://www.wikidata.org/wiki/Q1613840","display_name":"Limiting","level":2,"score":0.4510999917984009},{"id":"https://openalex.org/C31352089","wikidata":"https://www.wikidata.org/wiki/Q3750474","display_name":"Systems design","level":2,"score":0.41260001063346863},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4059999883174896},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.38359999656677246},{"id":"https://openalex.org/C18762648","wikidata":"https://www.wikidata.org/wiki/Q42213","display_name":"Work (physics)","level":2,"score":0.3785000145435333},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.36880001425743103},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.3452000021934509},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3418999910354614},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3409000039100647},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.33889999985694885},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.323199987411499},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.296099990606308},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.289900004863739},{"id":"https://openalex.org/C179737136","wikidata":"https://www.wikidata.org/wiki/Q5264382","display_name":"Design technology","level":2,"score":0.28220000863075256},{"id":"https://openalex.org/C2987888538","wikidata":"https://www.wikidata.org/wiki/Q2986369","display_name":"Semiconductor industry","level":2,"score":0.2578999996185303},{"id":"https://openalex.org/C138852830","wikidata":"https://www.wikidata.org/wiki/Q2292993","display_name":"Design methods","level":2,"score":0.25429999828338623},{"id":"https://openalex.org/C146667757","wikidata":"https://www.wikidata.org/wiki/Q1457198","display_name":"System in package","level":3,"score":0.25040000677108765}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccad66269.2025.11240957","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad66269.2025.11240957","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE/ACM International Conference On Computer Aided Design (ICCAD)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W4393145114","https://openalex.org/W4394007410","https://openalex.org/W4402436905","https://openalex.org/W4408181978","https://openalex.org/W4410770865","https://openalex.org/W4411688558","https://openalex.org/W4413212655"],"related_works":[],"abstract_inverted_index":{"The":[0],"semiconductor":[1],"industry":[2],"is":[3],"steadily":[4],"shifting":[5],"toward":[6],"disaggregated":[7],"system":[8,96,144],"design":[9,57,139],"to":[10,154],"overcome":[11],"the":[12,32,106,121,130,138],"scalability":[13],"(yield":[14],"and":[15,44,118,140,147],"cost)":[16],"limitations":[17],"of":[18,34,108,116],"monolithic":[19],"integration.":[20],"2.5D":[21],"integration":[22],"offers":[23],"a":[24,54,59,93],"compelling":[25],"pathway":[26],"for":[27,95,129,158],"realizing":[28],"such":[29],"systems,":[30],"enabling":[31],"assembly":[33],"heterogeneous":[35],"chiplets\u2014compute,":[36],"memory,":[37],"analog":[38],"&":[39],"I/O,":[40],"with":[41,77,113],"dense":[42],"interconnects":[43],"high":[45],"bandwidth.":[46],"Our":[47],"previous":[48],"work":[49,135],"showcased":[50],"experimental":[51],"results":[52],"from":[53],"multi-foundry":[55],"chiplet":[56],"over":[58],"large":[60],"passive":[61],"silicon":[62],"base.":[63],"There":[64],"were":[65],"20":[66],"chip":[67,109],"slots":[68,112],"(CS)":[69],"on":[70,87],"an":[71],"interposer":[72],"that":[73],"can":[74],"be":[75],"configured":[76],"compute":[78],"die":[79,83],"(CD)":[80],"or":[81],"memory":[82],"(MD)":[84],"chiplets.":[85],"Building":[86],"this":[88,90],"foundation,":[89],"paper":[91],"introduces":[92],"methodology":[94],"technology":[97,127,141],"co-optimization":[98],"(STCO)":[99],"across":[100,149],"several":[101],"vectors.":[102],"These":[103],"include":[104],"varying":[105],"number":[107],"slots,":[110],"configuring":[111],"different":[114,126,150],"numbers":[115],"MDs":[117],"CDs,":[119],"sweeping":[120],"inter-die":[122],"bandwidth,":[123],"choosing":[124],"between":[125],"nodes":[128],"performance":[131],"limiting":[132],"MDs.":[133],"This":[134],"demonstrates":[136],"how":[137],"choices":[142],"affect":[143],"performance,":[145],"power,":[146],"cost":[148],"workloads,":[151],"empowering":[152],"designers":[153],"select":[155],"optimal":[156],"configurations":[157],"their":[159],"specific":[160],"needs.":[161]},"counts_by_year":[],"updated_date":"2026-03-07T16:01:11.037858","created_date":"2025-11-20T00:00:00"}