{"id":"https://openalex.org/W4416429568","doi":"https://doi.org/10.1109/iccad66269.2025.11240943","title":"BAGNet: A Boundary-Aware Graph Neural Network for SRAM Yield Analysis in Post-Layout Simulation","display_name":"BAGNet: A Boundary-Aware Graph Neural Network for SRAM Yield Analysis in Post-Layout Simulation","publication_year":2025,"publication_date":"2025-10-26","ids":{"openalex":"https://openalex.org/W4416429568","doi":"https://doi.org/10.1109/iccad66269.2025.11240943"},"language":null,"primary_location":{"id":"doi:10.1109/iccad66269.2025.11240943","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad66269.2025.11240943","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE/ACM International Conference On Computer Aided Design (ICCAD)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5092533479","display_name":"Haoyang Sang","orcid":"https://orcid.org/0000-0002-3959-5051"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Haoyang Sang","raw_affiliation_strings":["Fudan University,State Key Laboratory of Integrated Chips & Systems, College of Integrated Circuits & Micro-Nano Electronics,Shanghai,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fudan University,State Key Laboratory of Integrated Chips & Systems, College of Integrated Circuits & Micro-Nano Electronics,Shanghai,China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5037328458","display_name":"Changhao Yan","orcid":"https://orcid.org/0000-0002-8936-3945"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Changhao Yan","raw_affiliation_strings":["Fudan University,State Key Laboratory of Integrated Chips & Systems, College of Integrated Circuits & Micro-Nano Electronics,Shanghai,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fudan University,State Key Laboratory of Integrated Chips & Systems, College of Integrated Circuits & Micro-Nano Electronics,Shanghai,China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039204202","display_name":"Zhaori Bi","orcid":"https://orcid.org/0000-0002-7315-3150"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhaori Bi","raw_affiliation_strings":["Fudan University,State Key Laboratory of Integrated Chips & Systems, College of Integrated Circuits & Micro-Nano Electronics,Shanghai,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fudan University,State Key Laboratory of Integrated Chips & Systems, College of Integrated Circuits & Micro-Nano Electronics,Shanghai,China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5079056437","display_name":"Keren Zhu","orcid":"https://orcid.org/0000-0003-2698-141X"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Keren Zhu","raw_affiliation_strings":["Fudan University,State Key Laboratory of Integrated Chips & Systems, College of Integrated Circuits & Micro-Nano Electronics,Shanghai,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fudan University,State Key Laboratory of Integrated Chips & Systems, College of Integrated Circuits & Micro-Nano Electronics,Shanghai,China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5064213921","display_name":"Xuan Zeng","orcid":"https://orcid.org/0000-0002-8097-4053"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xuan Zeng","raw_affiliation_strings":["Fudan University,State Key Laboratory of Integrated Chips & Systems, College of Integrated Circuits & Micro-Nano Electronics,Shanghai,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fudan University,State Key Laboratory of Integrated Chips & Systems, College of Integrated Circuits & Micro-Nano Electronics,Shanghai,China","institution_ids":["https://openalex.org/I24943067"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.30189556,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"9"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.7214000225067139,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.7214000225067139,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.08619999885559082,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.07940000295639038,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.8285999894142151},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.5838000178337097},{"id":"https://openalex.org/keywords/graph","display_name":"Graph","score":0.5396999716758728},{"id":"https://openalex.org/keywords/perceptron","display_name":"Perceptron","score":0.49630001187324524},{"id":"https://openalex.org/keywords/yield","display_name":"Yield (engineering)","score":0.4875999987125397},{"id":"https://openalex.org/keywords/importance-sampling","display_name":"Importance sampling","score":0.3587000072002411},{"id":"https://openalex.org/keywords/multilayer-perceptron","display_name":"Multilayer perceptron","score":0.35600000619888306}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.8285999894142151},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6240000128746033},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.5838000178337097},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.5396999716758728},{"id":"https://openalex.org/C60908668","wikidata":"https://www.wikidata.org/wiki/Q690207","display_name":"Perceptron","level":3,"score":0.49630001187324524},{"id":"https://openalex.org/C134121241","wikidata":"https://www.wikidata.org/wiki/Q899301","display_name":"Yield (engineering)","level":2,"score":0.4875999987125397},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4334999918937683},{"id":"https://openalex.org/C52740198","wikidata":"https://www.wikidata.org/wiki/Q1539564","display_name":"Importance sampling","level":3,"score":0.3587000072002411},{"id":"https://openalex.org/C179717631","wikidata":"https://www.wikidata.org/wiki/Q2991667","display_name":"Multilayer perceptron","level":3,"score":0.35600000619888306},{"id":"https://openalex.org/C2780801425","wikidata":"https://www.wikidata.org/wiki/Q5164392","display_name":"Construct (python library)","level":2,"score":0.33899998664855957},{"id":"https://openalex.org/C2776401178","wikidata":"https://www.wikidata.org/wiki/Q12050496","display_name":"Feature (linguistics)","level":2,"score":0.3310000002384186},{"id":"https://openalex.org/C32946077","wikidata":"https://www.wikidata.org/wiki/Q618079","display_name":"Network analysis","level":2,"score":0.3190999925136566},{"id":"https://openalex.org/C158622935","wikidata":"https://www.wikidata.org/wiki/Q660848","display_name":"Nonlinear system","level":2,"score":0.304500013589859},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.29980000853538513},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.2987000048160553},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.27810001373291016},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.2547999918460846},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.2540000081062317}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccad66269.2025.11240943","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad66269.2025.11240943","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE/ACM International Conference On Computer Aided Design (ICCAD)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"},{"id":"https://openalex.org/F4320321885","display_name":"Science and Technology Commission of Shanghai Municipality","ror":"https://ror.org/03kt66j61"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1973615069","https://openalex.org/W1991507789","https://openalex.org/W2021293875","https://openalex.org/W2044283475","https://openalex.org/W2143301592","https://openalex.org/W2149416133","https://openalex.org/W2519965010","https://openalex.org/W2785885072","https://openalex.org/W3139804307","https://openalex.org/W4238460662","https://openalex.org/W4243073678","https://openalex.org/W4243669666","https://openalex.org/W4293261752"],"related_works":[],"abstract_inverted_index":{"Yield":[0],"analysis":[1,57],"has":[2],"grown":[3],"in":[4,20,58],"significance":[5],"with":[6,119,125,164],"the":[7,36,68,86,129,135,161],"increasing":[8],"integration":[9],"of":[10,39,71],"SRAM":[11,21,40,55,72],"arrays.":[12],"The":[13],"post-layout":[14,59],"simulation":[15,38],"introduces":[16],"strong":[17],"inter-column":[18],"correlations":[19],"caused":[22],"by":[23,85],"parasitic":[24],"parameters,":[25],"thereby":[26],"complicating":[27],"yield":[28,56,104,149],"analysis.":[29],"However,":[30],"most":[31],"existing":[32],"methods":[33],"only":[34],"consider":[35],"pre-layout":[37],"circuits.":[41],"In":[42],"this":[43],"paper,":[44],"we":[45,106,133],"present":[46],"BAGNet:":[47],"a":[48,63],"boundary-aware":[49,126],"Graph":[50],"Neural":[51],"Network":[52],"(GNN)":[53],"for":[54,93,103],"simulation.":[60],"We":[61,78],"introduce":[62],"GNN":[64],"module":[65],"that":[66,97,158],"learns":[67],"graph":[69],"representations":[70],"arrays":[73],"while":[74],"generating":[75],"feature":[76],"vectors.":[77],"then":[79],"construct":[80],"an":[81,108,114],"accurate":[82,148],"surrogate":[83,142],"model":[84,124,130,143],"Multilayer":[87],"Perceptron":[88],"(MLP)":[89],"to":[90,144],"provide":[91],"predictions":[92],"circuit":[94,153],"performances.":[95],"Given":[96],"delineating":[98],"failure":[99],"boundaries":[100],"is":[101,131],"vital":[102],"estimation,":[105],"propose":[107],"innovative":[109],"nonlinear":[110],"mapping":[111],"strategy":[112,117],"and":[113,147],"adaptive":[115],"iterative":[116],"integrated":[118],"BAGNet,":[120],"thus":[121],"endowing":[122],"our":[123,141],"capability.":[127],"After":[128],"built,":[132],"employ":[134],"importance":[136],"sampling":[137],"(IS)":[138],"method":[139,163],"on":[140],"deliver":[145],"efficient":[146],"estimation":[150],"without":[151,167],"time-consuming":[152],"simulations.":[154],"Experimental":[155],"results":[156],"demonstrate":[157],"BAGNet":[159],"outperforms":[160],"state-of-the-art":[162],"1.823.52x":[165],"speedup,":[166],"losing":[168],"accuracy.":[169]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-11-20T00:00:00"}