{"id":"https://openalex.org/W4416429593","doi":"https://doi.org/10.1109/iccad66269.2025.11240928","title":"CoP&R: Co-Optimizing Place-and-Route for Standard Cell Layout via MCTS and AllSAT","display_name":"CoP&R: Co-Optimizing Place-and-Route for Standard Cell Layout via MCTS and AllSAT","publication_year":2025,"publication_date":"2025-10-26","ids":{"openalex":"https://openalex.org/W4416429593","doi":"https://doi.org/10.1109/iccad66269.2025.11240928"},"language":null,"primary_location":{"id":"doi:10.1109/iccad66269.2025.11240928","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad66269.2025.11240928","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE/ACM International Conference On Computer Aided Design (ICCAD)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5089037497","display_name":"Yen\u2010Ju Su","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yen-Ju Su","raw_affiliation_strings":["National Yang Ming Chiao Tung University,Institute of Electrical and Computer Engineering"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Yang Ming Chiao Tung University,Institute of Electrical and Computer Engineering","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5120607112","display_name":"Jiun-Cheng Tsai","orcid":null},"institutions":[{"id":"https://openalex.org/I173632517","display_name":"MediaTek (China)","ror":"https://ror.org/05xvgy636","country_code":"CN","type":"company","lineage":["https://openalex.org/I173632517","https://openalex.org/I4210148979"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jiun-Cheng Tsai","raw_affiliation_strings":["MediaTek Inc"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"MediaTek Inc","institution_ids":["https://openalex.org/I173632517"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5120509584","display_name":"Hsuan-Ming Huang","orcid":null},"institutions":[{"id":"https://openalex.org/I173632517","display_name":"MediaTek (China)","ror":"https://ror.org/05xvgy636","country_code":"CN","type":"company","lineage":["https://openalex.org/I173632517","https://openalex.org/I4210148979"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Hsuan-Ming Huang","raw_affiliation_strings":["MediaTek Inc"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"MediaTek Inc","institution_ids":["https://openalex.org/I173632517"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045456913","display_name":"Aaron C.-W. Liang","orcid":"https://orcid.org/0000-0002-8237-0878"},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Aaron C.-W. Liang","raw_affiliation_strings":["National Yang Ming Chiao Tung University,Institute of Electrical and Computer Engineering"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Yang Ming Chiao Tung University,Institute of Electrical and Computer Engineering","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013165434","display_name":"Han-Ya Tsai","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Han-Ya Tsai","raw_affiliation_strings":["National Yang Ming Chiao Tung University,Institute of Electrical and Computer Engineering"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Yang Ming Chiao Tung University,Institute of Electrical and Computer Engineering","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Wei-Min Hsu","orcid":null},"institutions":[{"id":"https://openalex.org/I173632517","display_name":"MediaTek (China)","ror":"https://ror.org/05xvgy636","country_code":"CN","type":"company","lineage":["https://openalex.org/I173632517","https://openalex.org/I4210148979"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Wei-Min Hsu","raw_affiliation_strings":["MediaTek Inc"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"MediaTek Inc","institution_ids":["https://openalex.org/I173632517"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102299281","display_name":"Jen-Hang Yang","orcid":null},"institutions":[{"id":"https://openalex.org/I173632517","display_name":"MediaTek (China)","ror":"https://ror.org/05xvgy636","country_code":"CN","type":"company","lineage":["https://openalex.org/I173632517","https://openalex.org/I4210148979"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jen-Hang Yang","raw_affiliation_strings":["MediaTek Inc"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"MediaTek Inc","institution_ids":["https://openalex.org/I173632517"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100682308","display_name":"Charles H.\u2010P. Wen","orcid":"https://orcid.org/0000-0003-4623-9941"},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Charles H.-P. Wen","raw_affiliation_strings":["National Yang Ming Chiao Tung University,Institute of Electrical and Computer Engineering"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Yang Ming Chiao Tung University,Institute of Electrical and Computer Engineering","institution_ids":["https://openalex.org/I148366613"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"9"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9940000176429749,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9940000176429749,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.0012000000569969416,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.0010999999940395355,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/pruning","display_name":"Pruning","score":0.791100025177002},{"id":"https://openalex.org/keywords/heuristics","display_name":"Heuristics","score":0.7254999876022339},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.7095999717712402},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.6812000274658203},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.6026999950408936},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5777999758720398},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.5198000073432922},{"id":"https://openalex.org/keywords/space","display_name":"Space (punctuation)","score":0.4472000002861023},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.4138000011444092},{"id":"https://openalex.org/keywords/monte-carlo-method","display_name":"Monte Carlo method","score":0.4131999909877777}],"concepts":[{"id":"https://openalex.org/C108010975","wikidata":"https://www.wikidata.org/wiki/Q500094","display_name":"Pruning","level":2,"score":0.791100025177002},{"id":"https://openalex.org/C127705205","wikidata":"https://www.wikidata.org/wiki/Q5748245","display_name":"Heuristics","level":2,"score":0.7254999876022339},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.7095999717712402},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.6812000274658203},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6743000149726868},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.6026999950408936},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5777999758720398},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.5198000073432922},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.46470001339912415},{"id":"https://openalex.org/C2778572836","wikidata":"https://www.wikidata.org/wiki/Q380933","display_name":"Space (punctuation)","level":2,"score":0.4472000002861023},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.4138000011444092},{"id":"https://openalex.org/C19499675","wikidata":"https://www.wikidata.org/wiki/Q232207","display_name":"Monte Carlo method","level":2,"score":0.4131999909877777},{"id":"https://openalex.org/C2777303404","wikidata":"https://www.wikidata.org/wiki/Q759757","display_name":"Convergence (economics)","level":2,"score":0.3970000147819519},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.387800008058548},{"id":"https://openalex.org/C113174947","wikidata":"https://www.wikidata.org/wiki/Q2859736","display_name":"Tree (set theory)","level":2,"score":0.38339999318122864},{"id":"https://openalex.org/C173801870","wikidata":"https://www.wikidata.org/wiki/Q201413","display_name":"Heuristic","level":2,"score":0.34709998965263367},{"id":"https://openalex.org/C188985296","wikidata":"https://www.wikidata.org/wiki/Q868954","display_name":"Page layout","level":2,"score":0.3327000141143799},{"id":"https://openalex.org/C46149586","wikidata":"https://www.wikidata.org/wiki/Q11785332","display_name":"Monte Carlo tree search","level":3,"score":0.32820001244544983},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3221000134944916},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.32199999690055847},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3100000023841858},{"id":"https://openalex.org/C127879752","wikidata":"https://www.wikidata.org/wiki/Q3390760","display_name":"Place and route","level":3,"score":0.30149999260902405},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.3003000020980835},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.2872999906539917},{"id":"https://openalex.org/C52692508","wikidata":"https://www.wikidata.org/wiki/Q1333872","display_name":"Combinatorial optimization","level":2,"score":0.28700000047683716},{"id":"https://openalex.org/C203208320","wikidata":"https://www.wikidata.org/wiki/Q5150830","display_name":"Combinatorial search","level":4,"score":0.28700000047683716},{"id":"https://openalex.org/C115908005","wikidata":"https://www.wikidata.org/wiki/Q2668364","display_name":"Combinatorial explosion","level":2,"score":0.2824999988079071},{"id":"https://openalex.org/C130145326","wikidata":"https://www.wikidata.org/wiki/Q1553985","display_name":"Floorplan","level":2,"score":0.28049999475479126},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.2791000008583069},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.2761000096797943},{"id":"https://openalex.org/C106516650","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm design","level":2,"score":0.2727000117301941},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.2703999876976013},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.2630000114440918},{"id":"https://openalex.org/C2983435990","wikidata":"https://www.wikidata.org/wiki/Q22725","display_name":"Network routing","level":3,"score":0.25450000166893005},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.2515000104904175}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccad66269.2025.11240928","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad66269.2025.11240928","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE/ACM International Conference On Computer Aided Design (ICCAD)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320322410","display_name":"MediaTek","ror":"https://ror.org/05g9jck81"},{"id":"https://openalex.org/F4320331164","display_name":"National Science and Technology Council","ror":"https://ror.org/00wnb9798"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1820309519","https://openalex.org/W2112319917","https://openalex.org/W2118622620","https://openalex.org/W2151398141","https://openalex.org/W2772390328","https://openalex.org/W2997716136","https://openalex.org/W3100453629","https://openalex.org/W3112327458","https://openalex.org/W3141038077","https://openalex.org/W3211857759","https://openalex.org/W4225335175","https://openalex.org/W4353031993","https://openalex.org/W4387146044","https://openalex.org/W4392680688","https://openalex.org/W4400973078","https://openalex.org/W4403024163","https://openalex.org/W4409285534","https://openalex.org/W6922480057"],"related_works":[],"abstract_inverted_index":{"Standard":[0],"cell":[1,183],"layout":[2,61,184],"design":[3],"at":[4],"advanced":[5],"technology":[6],"nodes":[7],"faces":[8],"a":[9,31,86,113,152,161,175],"massive":[10],"combinatorial":[11],"explosion":[12],"of":[13,116,122,147],"transistor":[14],"placement":[15,71,140],"possibilities,":[16],"especially":[17],"when":[18],"targeting":[19],"optimal":[20,97],"performance,":[21],"power,":[22],"and":[23,38,60,69,95,177],"area":[24],"(PPA).":[25],"In":[26],"this":[27,46],"work,":[28],"we":[29],"propose":[30],"novel":[32],"framework":[33,173],"that":[34,56,170],"integrates":[35],"AllSAT-based":[36],"pruning":[37],"Monte":[39],"Carlo":[40],"Tree":[41],"Search":[42],"(MCTS)":[43],"to":[44,63,90,134],"tackle":[45],"challenge":[47],"efficiently.":[48],"Our":[49],"method":[50],"first":[51],"employs":[52],"an":[53],"AllSAT":[54,126],"formulation":[55],"incorporates":[57],"routing":[58],"constraints":[59],"heuristics":[62],"exhaustively":[64],"enumerate":[65],"only":[66,160],"the":[67,76,92,120,138],"legal":[68],"promising":[70],"solutions.":[72],"This":[73],"dramatically":[74],"reduces":[75],"solution":[77,130,179],"space":[78,94,141],"while":[79,136],"preserving":[80],"high-quality":[81,181],"candidates.":[82],"We":[83],"then":[84],"apply":[85],"guided":[87],"MCTS":[88,150],"algorithm":[89],"explore":[91],"reduced":[93],"identify":[96],"or":[98],"near-optimal":[99],"placements":[100],"under":[101],"given":[102],"objectives":[103],"such":[104],"as":[105],"total":[106,139],"wire":[107],"length":[108],"(TWL).":[109],"Experimental":[110],"results":[111,168],"on":[112],"diverse":[114],"set":[115],"standard":[117,182],"cells":[118],"demonstrate":[119],"effectiveness":[121],"our":[123,149,171],"approach.":[124],"The":[125],"filtering":[127],"improves":[128],"average":[129],"routability":[131],"from":[132],"1.1%":[133],"62.7%,":[135],"reducing":[137],"by":[142],"over":[143,156],"99.9%.":[144],"On":[145],"top":[146],"that,":[148],"achieves":[151],"62.2\u00d7":[153],"runtime":[154],"speedup":[155],"brute-force":[157],"exploration,":[158],"with":[159],"0.2%":[162],"degradation":[163],"in":[164],"TWL":[165],"quality.":[166],"These":[167],"confirm":[169],"AllSAT+MCTS":[172],"offers":[174],"scalable":[176],"practical":[178],"for":[180],"synthesis.":[185]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-11-20T00:00:00"}