{"id":"https://openalex.org/W4416429640","doi":"https://doi.org/10.1109/iccad66269.2025.11240893","title":"LaZagna: An Open-Source Framework for Flexible 3D FPGA Architectural Exploration","display_name":"LaZagna: An Open-Source Framework for Flexible 3D FPGA Architectural Exploration","publication_year":2025,"publication_date":"2025-10-26","ids":{"openalex":"https://openalex.org/W4416429640","doi":"https://doi.org/10.1109/iccad66269.2025.11240893"},"language":null,"primary_location":{"id":"doi:10.1109/iccad66269.2025.11240893","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad66269.2025.11240893","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE/ACM International Conference On Computer Aided Design (ICCAD)","raw_type":"proceedings-article"},"type":"article","indexed_in":["arxiv","crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://arxiv.org/pdf/2505.05579","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5119620335","display_name":"Ismael Youssef","orcid":null},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Ismael Youssef","raw_affiliation_strings":["Georgia Institute of Technology,School of Electrical and Computer Engineering"],"affiliations":[{"raw_affiliation_string":"Georgia Institute of Technology,School of Electrical and Computer Engineering","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100416354","display_name":"Hang Yang","orcid":"https://orcid.org/0000-0002-7811-2358"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hang Yang","raw_affiliation_strings":["Georgia Institute of Technology,School of Electrical and Computer Engineering"],"affiliations":[{"raw_affiliation_string":"Georgia Institute of Technology,School of Electrical and Computer Engineering","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5074300487","display_name":"Cong Hao","orcid":null},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Cong Hao","raw_affiliation_strings":["Georgia Institute of Technology,School of Electrical and Computer Engineering"],"affiliations":[{"raw_affiliation_string":"Georgia Institute of Technology,School of Electrical and Computer Engineering","institution_ids":["https://openalex.org/I130701444"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5119620335"],"corresponding_institution_ids":["https://openalex.org/I130701444"],"apc_list":null,"apc_paid":null,"fwci":0.6885,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.77646549,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":96,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"9"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.7078999876976013,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.7078999876976013,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.11749999970197678,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.10019999742507935,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8269000053405762},{"id":"https://openalex.org/keywords/logic-block","display_name":"Logic block","score":0.5968000292778015},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5626000165939331},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.5320000052452087},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.47920000553131104},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4512999951839447},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.43230000138282776},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4092000126838684}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8269000053405762},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6521999835968018},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6453999876976013},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5993000268936157},{"id":"https://openalex.org/C2778325283","wikidata":"https://www.wikidata.org/wiki/Q1125244","display_name":"Logic block","level":3,"score":0.5968000292778015},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5626000165939331},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.5320000052452087},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.47920000553131104},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4512999951839447},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.43230000138282776},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4092000126838684},{"id":"https://openalex.org/C127879752","wikidata":"https://www.wikidata.org/wiki/Q3390760","display_name":"Place and route","level":3,"score":0.4072999954223633},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.36320000886917114},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.35670000314712524},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.35420000553131104},{"id":"https://openalex.org/C136695289","wikidata":"https://www.wikidata.org/wiki/Q415568","display_name":"Bitstream","level":3,"score":0.32839998602867126},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.30630001425743103},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.28690001368522644},{"id":"https://openalex.org/C203864433","wikidata":"https://www.wikidata.org/wiki/Q5426992","display_name":"FPGA prototype","level":3,"score":0.2791999876499176},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2685000002384186},{"id":"https://openalex.org/C138852830","wikidata":"https://www.wikidata.org/wiki/Q2292993","display_name":"Design methods","level":2,"score":0.26249998807907104}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/iccad66269.2025.11240893","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad66269.2025.11240893","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE/ACM International Conference On Computer Aided Design (ICCAD)","raw_type":"proceedings-article"},{"id":"pmh:oai:arXiv.org:2505.05579","is_oa":true,"landing_page_url":"http://arxiv.org/abs/2505.05579","pdf_url":"https://arxiv.org/pdf/2505.05579","source":{"id":"https://openalex.org/S4393918464","display_name":"ArXiv.org","issn_l":"2331-8422","issn":["2331-8422"],"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"text"}],"best_oa_location":{"id":"pmh:oai:arXiv.org:2505.05579","is_oa":true,"landing_page_url":"http://arxiv.org/abs/2505.05579","pdf_url":"https://arxiv.org/pdf/2505.05579","source":{"id":"https://openalex.org/S4393918464","display_name":"ArXiv.org","issn_l":"2331-8422","issn":["2331-8422"],"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"text"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1473376696","https://openalex.org/W2045617353","https://openalex.org/W2093341341","https://openalex.org/W2120000030","https://openalex.org/W2137483718","https://openalex.org/W2157890680","https://openalex.org/W2579431025","https://openalex.org/W2786628740","https://openalex.org/W3027559990","https://openalex.org/W3033033241","https://openalex.org/W3036389542","https://openalex.org/W3206505512","https://openalex.org/W3212994958","https://openalex.org/W4254154847","https://openalex.org/W4391455291"],"related_works":[],"abstract_inverted_index":{"While":[0],"3D":[1,19,46,67,89,177],"IC":[2],"technology":[3],"has":[4],"been":[5],"extensively":[6],"explored":[7],"for":[8,43,95,134],"ASICs,":[9],"their":[10,155],"application":[11],"to":[12,24,79],"FPGAs":[13,20],"remains":[14],"limited.":[15],"Existing":[16],"studies":[17,147,166],"on":[18,157,189],"are":[21],"often":[22],"constrained":[23],"fixed":[25],"prototypes,":[26],"narrow":[27],"architectural":[28,55,151,179],"templates,":[29],"and":[30,50,60,93,111,153,162,172,180,187],"simulation-only":[31],"evaluations.":[32],"In":[33],"this":[34],"work,":[35],"we":[36,143],"present":[37],"LaZagna,":[38],"the":[39,75,117,168],"first":[40],"open-source":[41,186],"framework":[42,100],"automated,":[44],"end-to-end":[45],"FPGA":[47,68,178],"architecture":[48],"generation":[49],"evaluation.":[51],"LaZagna":[52,120,183],"supports":[53],"high-level":[54],"specification,":[56],"synthesizable":[57,123],"RTL":[58,124],"generation,":[59,136],"bitstream":[61],"production,":[62],"enabling":[63],"comprehensive":[64],"validation":[65],"of":[66,119],"designs":[69],"beyond":[70],"simulation.":[71],"It":[72],"significantly":[73],"broadens":[74],"design":[76,104,132],"space":[77],"compared":[78],"prior":[80],"work":[81],"by":[82,121],"introducing":[83],"customizable":[84],"vertical":[85,112],"interconnect":[86,113],"patterns,":[87],"novel":[88],"switch":[90],"block":[91],"designs,":[92],"support":[94],"heterogeneous":[96],"logic":[97],"layers.":[98],"The":[99],"also":[101],"incorporates":[102],"practical":[103],"constraints":[105],"such":[106],"as":[107],"inter-layer":[108],"via":[109],"density":[110],"delay.":[114],"We":[115],"demonstrate":[116],"capabilities":[118],"generating":[122],"that":[125,148],"can":[126],"be":[127],"taken":[128],"through":[129],"full":[130],"physical":[131],"flows":[133],"fabric":[135],"along":[137],"with":[138],"functionally":[139],"correct":[140],"bitstreams.":[141],"Furthermore,":[142],"conduct":[144],"five":[145],"case":[146],"explore":[149],"various":[150],"parameters":[152],"evaluate":[154],"impact":[156],"wirelength,":[158],"critical":[159],"path":[160],"delay,":[161],"routing":[163],"runtime.":[164],"These":[165],"showcase":[167],"framework\u2019s":[169],"scalability,":[170],"flexibility,":[171],"effectiveness":[173],"in":[174],"guiding":[175],"future":[176],"packaging":[181],"decisions.":[182],"is":[184],"fully":[185],"available":[188],"GitHub":[190],"<sup":[191],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[192],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">1</sup>":[193]},"counts_by_year":[{"year":2026,"cited_by_count":1}],"updated_date":"2026-04-13T07:58:08.660418","created_date":"2025-11-20T00:00:00"}