{"id":"https://openalex.org/W7106108061","doi":"https://doi.org/10.1109/iccad66269.2025.11240886","title":"Open3DFlow: An Open-Source EDA Platform for 3D Chip Design with AI Enhancement","display_name":"Open3DFlow: An Open-Source EDA Platform for 3D Chip Design with AI Enhancement","publication_year":2025,"publication_date":"2025-10-26","ids":{"openalex":"https://openalex.org/W7106108061","doi":"https://doi.org/10.1109/iccad66269.2025.11240886"},"language":null,"primary_location":{"id":"doi:10.1109/iccad66269.2025.11240886","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad66269.2025.11240886","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE/ACM International Conference On Computer Aided Design (ICCAD)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":null,"display_name":"Yifei Zhu","orcid":null},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Yifei Zhu","raw_affiliation_strings":["Tsinghua University,RIOS Lab"],"affiliations":[{"raw_affiliation_string":"Tsinghua University,RIOS Lab","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Dawei Feng","orcid":null},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Dawei Feng","raw_affiliation_strings":["Tsinghua University,RIOS Lab"],"affiliations":[{"raw_affiliation_string":"Tsinghua University,RIOS Lab","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Zhenxuan Luan","orcid":null},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhenxuan Luan","raw_affiliation_strings":["Tsinghua University,RIOS Lab"],"affiliations":[{"raw_affiliation_string":"Tsinghua University,RIOS Lab","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Lei Ren","orcid":null},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Lei Ren","raw_affiliation_strings":["Tsinghua University,RIOS Lab"],"affiliations":[{"raw_affiliation_string":"Tsinghua University,RIOS Lab","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Weiwei Chen","orcid":null},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Weiwei Chen","raw_affiliation_strings":["Tsinghua University,RIOS Lab"],"affiliations":[{"raw_affiliation_string":"Tsinghua University,RIOS Lab","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"last","author":{"id":null,"display_name":"Zhangxi Tan","orcid":null},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhangxi Tan","raw_affiliation_strings":["Tsinghua University,RIOS Lab"],"affiliations":[{"raw_affiliation_string":"Tsinghua University,RIOS Lab","institution_ids":["https://openalex.org/I99065089"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I99065089"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.51442022,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"9"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9557999968528748,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9557999968528748,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.022600000724196434,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.00279999990016222,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/workflow","display_name":"Workflow","score":0.723800003528595},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.7181000113487244},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.6313999891281128},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.5659999847412109},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.558899998664856},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.47699999809265137},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.4643999934196472},{"id":"https://openalex.org/keywords/automation","display_name":"Automation","score":0.4221000075340271},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.414000004529953},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.38359999656677246}],"concepts":[{"id":"https://openalex.org/C177212765","wikidata":"https://www.wikidata.org/wiki/Q627335","display_name":"Workflow","level":2,"score":0.723800003528595},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.7181000113487244},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.6313999891281128},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6212999820709229},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6082000136375427},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5713000297546387},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5659999847412109},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.558899998664856},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.47699999809265137},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.4643999934196472},{"id":"https://openalex.org/C115901376","wikidata":"https://www.wikidata.org/wiki/Q184199","display_name":"Automation","level":2,"score":0.4221000075340271},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.414000004529953},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.38359999656677246},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.38359999656677246},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.3580999970436096},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.3488999903202057},{"id":"https://openalex.org/C81147070","wikidata":"https://www.wikidata.org/wiki/Q1172449","display_name":"Encapsulation (networking)","level":2,"score":0.3456000089645386},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.33809998631477356},{"id":"https://openalex.org/C59088047","wikidata":"https://www.wikidata.org/wiki/Q229370","display_name":"Three-dimensional integrated circuit","level":3,"score":0.3310999870300293},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.3174000084400177},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.3100000023841858},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.3057999908924103},{"id":"https://openalex.org/C127879752","wikidata":"https://www.wikidata.org/wiki/Q3390760","display_name":"Place and route","level":3,"score":0.3021000027656555},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.30140000581741333},{"id":"https://openalex.org/C174348530","wikidata":"https://www.wikidata.org/wiki/Q188635","display_name":"Bridging (networking)","level":2,"score":0.3001999855041504},{"id":"https://openalex.org/C179737136","wikidata":"https://www.wikidata.org/wiki/Q5264382","display_name":"Design technology","level":2,"score":0.2912999987602234},{"id":"https://openalex.org/C119823426","wikidata":"https://www.wikidata.org/wiki/Q184793","display_name":"Computer Aided Design","level":2,"score":0.2858000099658966},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2856000065803528},{"id":"https://openalex.org/C2984557284","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design","level":2,"score":0.2703000009059906},{"id":"https://openalex.org/C2777062904","wikidata":"https://www.wikidata.org/wiki/Q545406","display_name":"Toolchain","level":3,"score":0.262800008058548},{"id":"https://openalex.org/C140269135","wikidata":"https://www.wikidata.org/wiki/Q750783","display_name":"Wire bonding","level":3,"score":0.26019999384880066},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.25540000200271606},{"id":"https://openalex.org/C138852830","wikidata":"https://www.wikidata.org/wiki/Q2292993","display_name":"Design methods","level":2,"score":0.2531000077724457},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.25060001015663147}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccad66269.2025.11240886","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad66269.2025.11240886","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE/ACM International Conference On Computer Aided Design (ICCAD)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.4462561011314392,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1528837436","https://openalex.org/W2101105183","https://openalex.org/W2145658888","https://openalex.org/W2537959404","https://openalex.org/W2538167498","https://openalex.org/W2569250791","https://openalex.org/W2884307971","https://openalex.org/W2984636074","https://openalex.org/W2996413208","https://openalex.org/W3036389542","https://openalex.org/W3036410182","https://openalex.org/W3038091832","https://openalex.org/W4247156909","https://openalex.org/W4248245364","https://openalex.org/W4318224826","https://openalex.org/W4382052447","https://openalex.org/W4388089334","https://openalex.org/W4389722788","https://openalex.org/W4400702366","https://openalex.org/W4411687725"],"related_works":[],"abstract_inverted_index":{"Driven":[0],"by":[1],"demands":[2],"for":[3,32,49,178],"high-performance,":[4],"energy-efficient":[5],"electronics,":[6],"3D":[7,33,50,85,179],"integrated":[8],"circuits":[9],"(3D":[10],"ICs)":[11],"have":[12],"emerged":[13],"as":[14],"a":[15,36,55,84,89,105],"transformative":[16],"solution.":[17],"However,":[18],"the":[19,111],"absence":[20],"of":[21,68],"specialized":[22],"electronic":[23],"design":[24,30,52,170],"automation":[25],"(EDA)":[26],"tools":[27],"and":[28,62,74,159],"standardized":[29],"flows":[31],"chiplets":[34],"remains":[35],"critical":[37],"barrier.":[38],"To":[39],"address":[40],"this,":[41],"we":[42,118,153],"present":[43],"Open3DFlow,":[44],"an":[45,175],"open-source":[46,139,147,176],"EDA":[47,136,140],"platform":[48],"IC":[51,180],"that":[53,149],"integrates":[54],"seven-step":[56],"workflow":[57],"encompassing":[58],"ASIC":[59],"back-end":[60],"processes":[61],"multi-physics":[63],"analysis.":[64],"It":[65,98],"includes":[66],"modeling":[67],"through":[69,82,125],"silicon":[70,190],"vias":[71],"(TSVs),":[72],"thermal,":[73],"signal":[75],"integrity":[76],"(SI)":[77],"simulation.":[78],"We":[79],"validate":[80],"Open3DFlow":[81],"implementing":[83],"RISC-V":[86],"CPU":[87],"with":[88,122,138],"vertically":[90],"stacked":[91],"L2":[92],"cache":[93],"in":[94,134],"GlobalFoundries":[95],"0.18\u00b5m":[96],"(GF180).":[97],"enables":[99],"face-to-face":[100],"(F2F)":[101],"die":[102],"coupling":[103],"via":[104],"custom":[106],"bonding":[107,156],"layer":[108],"derived":[109],"from":[110],"original":[112],"technology":[113],"file.":[114],"For":[115],"scalability":[116],"assessment,":[117],"highlight":[119],"its":[120],"compatibility":[121],"commercial-level":[123],"PDKs":[124],"specific":[126],"manual":[127],"handling,":[128],"while":[129],"this":[130],"methodology":[131],"proves":[132],"implementable":[133],"proprietary":[135],"tools,":[137],"exhibiting":[141],"superior":[142],"3D-aware":[143],"potential.":[144],"Leveraging":[145],"Open3DFlow\u2019s":[146],"advantages":[148],"facilitate":[150],"AI":[151],"integration,":[152],"demonstrate":[154],"automated":[155],"pad":[157],"placement":[158],"Tcl":[160],"script":[161],"generation":[162],"using":[163],"large":[164],"language":[165],"models":[166],"(LLMs),":[167],"thus":[168],"enhancing":[169],"productivity.":[171],"This":[172],"work":[173],"spearheads":[174],"framework":[177],"co-design,":[181],"orchestrating":[182],"cross-domain":[183],"expertise":[184],"to":[185],"transmute":[186],"collective":[187],"innovation":[188],"into":[189],"manufacturing":[191],"ecosystems.":[192]},"counts_by_year":[],"updated_date":"2025-11-23T05:10:03.516525","created_date":"2025-11-20T00:00:00"}