{"id":"https://openalex.org/W4416429936","doi":"https://doi.org/10.1109/iccad66269.2025.11240842","title":"3D DRC: Design Rule Checking for 3D IC with U-Net-based Non-Manhattan Optimization","display_name":"3D DRC: Design Rule Checking for 3D IC with U-Net-based Non-Manhattan Optimization","publication_year":2025,"publication_date":"2025-10-26","ids":{"openalex":"https://openalex.org/W4416429936","doi":"https://doi.org/10.1109/iccad66269.2025.11240842"},"language":null,"primary_location":{"id":"doi:10.1109/iccad66269.2025.11240842","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad66269.2025.11240842","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE/ACM International Conference On Computer Aided Design (ICCAD)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5048252911","display_name":"Sehyun Chang","orcid":"https://orcid.org/0000-0002-0531-8048"},"institutions":[{"id":"https://openalex.org/I4210132426","display_name":"Shanghai Fudan Microelectronics (China)","ror":"https://ror.org/02vfj3j86","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210132426"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Shunjie Chang","raw_affiliation_strings":["Fudan University,State Key Lab of Integrated Chips & Systems, and School of Microelectronics,China"],"affiliations":[{"raw_affiliation_string":"Fudan University,State Key Lab of Integrated Chips & Systems, and School of Microelectronics,China","institution_ids":["https://openalex.org/I4210132426"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101844526","display_name":"Yuanyuan Wu","orcid":"https://orcid.org/0000-0002-6253-7773"},"institutions":[{"id":"https://openalex.org/I4210132426","display_name":"Shanghai Fudan Microelectronics (China)","ror":"https://ror.org/02vfj3j86","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210132426"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Youran Wu","raw_affiliation_strings":["Fudan University,State Key Lab of Integrated Chips & Systems, and School of Microelectronics,China"],"affiliations":[{"raw_affiliation_string":"Fudan University,State Key Lab of Integrated Chips & Systems, and School of Microelectronics,China","institution_ids":["https://openalex.org/I4210132426"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101854580","display_name":"Jianli Chen","orcid":"https://orcid.org/0000-0002-1391-2696"},"institutions":[{"id":"https://openalex.org/I4210132426","display_name":"Shanghai Fudan Microelectronics (China)","ror":"https://ror.org/02vfj3j86","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210132426"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jianli Chen","raw_affiliation_strings":["Fudan University,State Key Lab of Integrated Chips & Systems, and School of Microelectronics,China"],"affiliations":[{"raw_affiliation_string":"Fudan University,State Key Lab of Integrated Chips & Systems, and School of Microelectronics,China","institution_ids":["https://openalex.org/I4210132426"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101659303","display_name":"Jun Yu","orcid":"https://orcid.org/0000-0001-5029-0294"},"institutions":[{"id":"https://openalex.org/I4210132426","display_name":"Shanghai Fudan Microelectronics (China)","ror":"https://ror.org/02vfj3j86","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210132426"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jun Yu","raw_affiliation_strings":["Fudan University,State Key Lab of Integrated Chips & Systems, and School of Microelectronics,China"],"affiliations":[{"raw_affiliation_string":"Fudan University,State Key Lab of Integrated Chips & Systems, and School of Microelectronics,China","institution_ids":["https://openalex.org/I4210132426"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5057261533","display_name":"Kun Wang","orcid":"https://orcid.org/0000-0002-1482-2887"},"institutions":[{"id":"https://openalex.org/I4210132426","display_name":"Shanghai Fudan Microelectronics (China)","ror":"https://ror.org/02vfj3j86","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210132426"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Kun Wang","raw_affiliation_strings":["Fudan University,State Key Lab of Integrated Chips & Systems, and School of Microelectronics,China"],"affiliations":[{"raw_affiliation_string":"Fudan University,State Key Lab of Integrated Chips & Systems, and School of Microelectronics,China","institution_ids":["https://openalex.org/I4210132426"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5048252911"],"corresponding_institution_ids":["https://openalex.org/I4210132426"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.37731983,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"9"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.6284000277519226,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.6284000277519226,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.2175000011920929,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.03840000182390213,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/workflow","display_name":"Workflow","score":0.579800009727478},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5755000114440918},{"id":"https://openalex.org/keywords/generalization","display_name":"Generalization","score":0.5044000148773193},{"id":"https://openalex.org/keywords/model-checking","display_name":"Model checking","score":0.44279998540878296},{"id":"https://openalex.org/keywords/mode","display_name":"Mode (computer interface)","score":0.4081000089645386},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.3950999975204468},{"id":"https://openalex.org/keywords/line","display_name":"Line (geometry)","score":0.39070001244544983},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.3693999946117401}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6935999989509583},{"id":"https://openalex.org/C177212765","wikidata":"https://www.wikidata.org/wiki/Q627335","display_name":"Workflow","level":2,"score":0.579800009727478},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5755000114440918},{"id":"https://openalex.org/C177148314","wikidata":"https://www.wikidata.org/wiki/Q170084","display_name":"Generalization","level":2,"score":0.5044000148773193},{"id":"https://openalex.org/C110251889","wikidata":"https://www.wikidata.org/wiki/Q1569697","display_name":"Model checking","level":2,"score":0.44279998540878296},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.4133000075817108},{"id":"https://openalex.org/C48677424","wikidata":"https://www.wikidata.org/wiki/Q6888088","display_name":"Mode (computer interface)","level":2,"score":0.4081000089645386},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.3950999975204468},{"id":"https://openalex.org/C198352243","wikidata":"https://www.wikidata.org/wiki/Q37105","display_name":"Line (geometry)","level":2,"score":0.39070001244544983},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.3693999946117401},{"id":"https://openalex.org/C199639397","wikidata":"https://www.wikidata.org/wiki/Q1788588","display_name":"Engineering drawing","level":1,"score":0.29750001430511475},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2922999858856201},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.29089999198913574},{"id":"https://openalex.org/C136197465","wikidata":"https://www.wikidata.org/wiki/Q1729295","display_name":"Variety (cybernetics)","level":2,"score":0.2858999967575073},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.28209999203681946},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2685999870300293},{"id":"https://openalex.org/C17511633","wikidata":"https://www.wikidata.org/wiki/Q830694","display_name":"SMT placement equipment","level":3,"score":0.2678000032901764},{"id":"https://openalex.org/C34972735","wikidata":"https://www.wikidata.org/wiki/Q2920267","display_name":"Engineering design process","level":2,"score":0.2671000063419342},{"id":"https://openalex.org/C149271511","wikidata":"https://www.wikidata.org/wiki/Q1417149","display_name":"Rule-based system","level":2,"score":0.2630000114440918},{"id":"https://openalex.org/C204323151","wikidata":"https://www.wikidata.org/wiki/Q905424","display_name":"Range (aeronautics)","level":2,"score":0.25200000405311584},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.25040000677108765}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccad66269.2025.11240842","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad66269.2025.11240842","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE/ACM International Conference On Computer Aided Design (ICCAD)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1508187723","https://openalex.org/W1901129140","https://openalex.org/W2277889593","https://openalex.org/W2346205343","https://openalex.org/W2464708700","https://openalex.org/W2533663074","https://openalex.org/W2899885603","https://openalex.org/W3036947539","https://openalex.org/W3046117255","https://openalex.org/W3108474673","https://openalex.org/W3158615101","https://openalex.org/W3200075335","https://openalex.org/W3217372878","https://openalex.org/W4379115863","https://openalex.org/W4386765021","https://openalex.org/W4392607785","https://openalex.org/W4392905083","https://openalex.org/W4393145444"],"related_works":[],"abstract_inverted_index":{"In":[0],"the":[1,19,44,67,154,169,186,205,212,222],"back-end":[2],"verification":[3],"of":[4,46,69,171,177,198,202],"integrated":[5],"circuits":[6],"(IC),":[7],"design":[8],"rule":[9,94,135,180],"checking":[10],"(DRC)":[11],"plays":[12],"a":[13,120,138,175],"critical":[14],"role":[15],"in":[16,137,150],"ensuring":[17],"that":[18,98,185],"layout":[20],"complies":[21],"with":[22,144,211],"process":[23],"constraints":[24],"and":[25,41,49,66,109,133,191,200,221],"guarantees":[26],"manufacturability.":[27],"Traditional":[28],"DRC":[29,54,122,160,173],"for":[30,125,147],"2D":[31,81,102,132,159,165,213],"layouts":[32,97],"involves":[33],"checks":[34,60,95,136],"on":[35,61,79,96,141,174],"parameters":[36],"including":[37],"line":[38],"width,":[39],"spacing,":[40,63],"density.":[42],"With":[43],"advancement":[45],"3D":[47,93,118,126,134,142,151,172,223],"IC":[48],"advanced":[50],"packaging":[51],"technologies,":[52],"new":[53],"requirements":[55],"have":[56,99],"emerged.":[57],"These":[58],"include":[59],"inter-die":[62],"alignment":[64],"relationships,":[65],"handling":[68],"non-Manhattan":[70,148],"geometries.":[71],"Previous":[72],"academic":[73],"research":[74],"has":[75],"focused":[76],"almost":[77],"exclusively":[78],"optimizing":[80],"DRC.":[82],"Meanwhile,":[83],"industrial":[84],"tools":[85],"such":[86],"as":[87],"Calibre":[88,219,229],"3DSTACK":[89],"can":[90],"only":[91],"perform":[92],"already":[100],"passed":[101],"DRC,":[103,119],"which":[104],"increases":[105],"both":[106,131],"workflow":[107],"complexity":[108],"time":[110],"consumption.":[111],"Targeted":[112],"at":[113],"these":[114],"limitations,":[115],"we":[116],"propose":[117],"U-Net-based":[121],"tool":[123,155],"designed":[124],"IC.":[127,152],"Our":[128],"method":[129],"performs":[130],"single":[139],"pass":[140],"structures,":[143],"specific":[145],"optimizations":[146],"geometries":[149],"Additionally,":[153],"also":[156],"supports":[157],"traditional":[158],"when":[161],"applied":[162],"to":[163],"purely":[164],"layouts.":[166],"We":[167],"evaluated":[168],"performance":[170],"variety":[176],"open-source":[178],"PDK":[179],"sets.":[181],"Extensive":[182],"experiments":[183],"demonstrate":[184],"model":[187,206],"exhibits":[188],"strong":[189],"generalization":[190],"high":[192,208],"accuracy,":[193],"achieving":[194],"an":[195],"average":[196],"recall":[197],"97.5%":[199],"precision":[201],"97.7%.":[203],"Furthermore,":[204],"demonstrates":[207],"runtime":[209],"efficiency,":[210],"mode":[214,224],"running":[215],"22.3\u00d7":[216],"faster":[217,227],"than":[218,228],"nmDRC,":[220],"being":[225],"13.3\u00d7":[226],"3DSTACK.":[230]},"counts_by_year":[],"updated_date":"2026-03-07T16:01:11.037858","created_date":"2025-11-20T00:00:00"}