{"id":"https://openalex.org/W4416429639","doi":"https://doi.org/10.1109/iccad66269.2025.11240831","title":"Invited Paper: Towards Generative AI for Analog and RF IC Design: From Spec to Layout","display_name":"Invited Paper: Towards Generative AI for Analog and RF IC Design: From Spec to Layout","publication_year":2025,"publication_date":"2025-10-26","ids":{"openalex":"https://openalex.org/W4416429639","doi":"https://doi.org/10.1109/iccad66269.2025.11240831"},"language":null,"primary_location":{"id":"doi:10.1109/iccad66269.2025.11240831","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad66269.2025.11240831","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE/ACM International Conference On Computer Aided Design (ICCAD)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5026956257","display_name":"Hyunsu Chae","orcid":"https://orcid.org/0000-0001-9266-555X"},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Hyunsu Chae","raw_affiliation_strings":["The University of Texas at Austin,ECE Department,Austin,TX,USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The University of Texas at Austin,ECE Department,Austin,TX,USA","institution_ids":["https://openalex.org/I86519309"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5104325347","display_name":"Seunggeun Kim","orcid":null},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Seunggeun Kim","raw_affiliation_strings":["The University of Texas at Austin,ECE Department,Austin,TX,USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The University of Texas at Austin,ECE Department,Austin,TX,USA","institution_ids":["https://openalex.org/I86519309"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5030922281","display_name":"Souradip Poddar","orcid":"https://orcid.org/0000-0002-2638-7405"},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Souradip Poddar","raw_affiliation_strings":["The University of Texas at Austin,ECE Department,Austin,TX,USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The University of Texas at Austin,ECE Department,Austin,TX,USA","institution_ids":["https://openalex.org/I86519309"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016197057","display_name":"Xiaohan Gao","orcid":"https://orcid.org/0000-0001-6201-6110"},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Xiaohan Gao","raw_affiliation_strings":["The University of Texas at Austin,ECE Department,Austin,TX,USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The University of Texas at Austin,ECE Department,Austin,TX,USA","institution_ids":["https://openalex.org/I86519309"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045247794","display_name":"Sensen Li","orcid":"https://orcid.org/0000-0002-8904-6237"},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sensen Li","raw_affiliation_strings":["The University of Texas at Austin,ECE Department,Austin,TX,USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The University of Texas at Austin,ECE Department,Austin,TX,USA","institution_ids":["https://openalex.org/I86519309"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5011883763","display_name":"David Z. Pan","orcid":"https://orcid.org/0000-0002-5705-2501"},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"David Z. Pan","raw_affiliation_strings":["The University of Texas at Austin,ECE Department,Austin,TX,USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The University of Texas at Austin,ECE Department,Austin,TX,USA","institution_ids":["https://openalex.org/I86519309"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5026956257"],"corresponding_institution_ids":["https://openalex.org/I86519309"],"apc_list":null,"apc_paid":null,"fwci":0.581,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.74573896,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":95,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"9"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9591000080108643,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9591000080108643,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.008999999612569809,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.005400000140070915,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/spec#","display_name":"Spec#","score":0.5569000244140625},{"id":"https://openalex.org/keywords/sizing","display_name":"Sizing","score":0.5205000042915344},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.5033000111579895},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.49869999289512634},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.4851999878883362},{"id":"https://openalex.org/keywords/agile-software-development","display_name":"Agile software development","score":0.4837999939918518},{"id":"https://openalex.org/keywords/automation","display_name":"Automation","score":0.47119998931884766},{"id":"https://openalex.org/keywords/engineering-design-process","display_name":"Engineering design process","score":0.3928000032901764},{"id":"https://openalex.org/keywords/design-process","display_name":"Design process","score":0.39089998602867126}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5814999938011169},{"id":"https://openalex.org/C2778565505","wikidata":"https://www.wikidata.org/wiki/Q2207566","display_name":"Spec#","level":2,"score":0.5569000244140625},{"id":"https://openalex.org/C2777767291","wikidata":"https://www.wikidata.org/wiki/Q1080291","display_name":"Sizing","level":2,"score":0.5205000042915344},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.5033000111579895},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.49869999289512634},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.4851999878883362},{"id":"https://openalex.org/C14185376","wikidata":"https://www.wikidata.org/wiki/Q30232","display_name":"Agile software development","level":2,"score":0.4837999939918518},{"id":"https://openalex.org/C115901376","wikidata":"https://www.wikidata.org/wiki/Q184199","display_name":"Automation","level":2,"score":0.47119998931884766},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.4221999943256378},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.4090000092983246},{"id":"https://openalex.org/C34972735","wikidata":"https://www.wikidata.org/wiki/Q2920267","display_name":"Engineering design process","level":2,"score":0.3928000032901764},{"id":"https://openalex.org/C48262172","wikidata":"https://www.wikidata.org/wiki/Q16908765","display_name":"Design process","level":3,"score":0.39089998602867126},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.3619999885559082},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.35679998993873596},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.3508000075817108},{"id":"https://openalex.org/C184408114","wikidata":"https://www.wikidata.org/wiki/Q1502022","display_name":"Generative Design","level":3,"score":0.3463999927043915},{"id":"https://openalex.org/C39890363","wikidata":"https://www.wikidata.org/wiki/Q36108","display_name":"Generative grammar","level":2,"score":0.34139999747276306},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.33329999446868896},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.3230000138282776},{"id":"https://openalex.org/C119823426","wikidata":"https://www.wikidata.org/wiki/Q184793","display_name":"Computer Aided Design","level":2,"score":0.29440000653266907},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.29249998927116394},{"id":"https://openalex.org/C188087704","wikidata":"https://www.wikidata.org/wiki/Q369577","display_name":"Standardization","level":2,"score":0.29179999232292175},{"id":"https://openalex.org/C2778588580","wikidata":"https://www.wikidata.org/wiki/Q6043060","display_name":"Integrated design","level":2,"score":0.29089999198913574},{"id":"https://openalex.org/C199639397","wikidata":"https://www.wikidata.org/wiki/Q1788588","display_name":"Engineering drawing","level":1,"score":0.2824999988079071},{"id":"https://openalex.org/C138852830","wikidata":"https://www.wikidata.org/wiki/Q2292993","display_name":"Design methods","level":2,"score":0.2784000039100647},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.27559998631477356},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.26649999618530273},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2646999955177307},{"id":"https://openalex.org/C55396564","wikidata":"https://www.wikidata.org/wiki/Q3084971","display_name":"Process design","level":3,"score":0.2635999917984009},{"id":"https://openalex.org/C10451660","wikidata":"https://www.wikidata.org/wiki/Q5160113","display_name":"Configuration design","level":2,"score":0.25929999351501465},{"id":"https://openalex.org/C167966045","wikidata":"https://www.wikidata.org/wiki/Q5532625","display_name":"Generative model","level":3,"score":0.2581000030040741},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.2549000084400177}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccad66269.2025.11240831","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad66269.2025.11240831","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE/ACM International Conference On Computer Aided Design (ICCAD)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":46,"referenced_works":["https://openalex.org/W1987940548","https://openalex.org/W2141776905","https://openalex.org/W2920950417","https://openalex.org/W2945462300","https://openalex.org/W2997579412","https://openalex.org/W3092618035","https://openalex.org/W3121642476","https://openalex.org/W3163993681","https://openalex.org/W3203408580","https://openalex.org/W3205090792","https://openalex.org/W3214148892","https://openalex.org/W4213145382","https://openalex.org/W4225083336","https://openalex.org/W4297822266","https://openalex.org/W4386764190","https://openalex.org/W4389665269","https://openalex.org/W4401070628","https://openalex.org/W4401110939","https://openalex.org/W4401111097","https://openalex.org/W4401568693","https://openalex.org/W4401568729","https://openalex.org/W4402193858","https://openalex.org/W4402593059","https://openalex.org/W4403023676","https://openalex.org/W4404132854","https://openalex.org/W4404133091","https://openalex.org/W4404133732","https://openalex.org/W4404133818","https://openalex.org/W4404134159","https://openalex.org/W4405893155","https://openalex.org/W4406354663","https://openalex.org/W4408164433","https://openalex.org/W4408183242","https://openalex.org/W4409282861","https://openalex.org/W4409306182","https://openalex.org/W4409346832","https://openalex.org/W4410584198","https://openalex.org/W4410639019","https://openalex.org/W4410737671","https://openalex.org/W4413122014","https://openalex.org/W4413122368","https://openalex.org/W4413122478","https://openalex.org/W4413122521","https://openalex.org/W4413122608","https://openalex.org/W4413147537","https://openalex.org/W7106119447"],"related_works":[],"abstract_inverted_index":{"Analog/RF":[0],"IC":[1,61,101],"design":[2,22,34,43,62,102],"has":[3],"long":[4],"been":[5],"a":[6],"heavily":[7],"manual":[8],"process,":[9,23],"from":[10,68,77,105],"circuit":[11,25],"topology":[12,69],"generation":[13,70],"to":[14,17,30,71,80,107],"sizing":[15,73],"and":[16,39,48,58,74,76,88,94],"layout.":[18,108],"In":[19],"the":[20,84],"entire":[21],"extensive":[24],"simulations":[26],"will":[27],"be":[28,37],"performed":[29],"check":[31],"if":[32],"various":[33],"constraints/objectives":[35],"can":[36],"met":[38],"optimized.":[40],"However,":[41],"this":[42],"process":[44],"is":[45],"very":[46],"tedious":[47],"not":[49],"scalable.":[50],"This":[51],"paper":[52],"surveys":[53],"recent":[54,85],"efforts":[55],"toward":[56,96],"agile":[57],"intelligent":[59],"analog/RF":[60,100],"automation,":[63],"leveraged":[64],"by":[65],"generative":[66],"AI,":[67],"device":[72],"layout,":[75],"surrogate":[78],"modeling":[79],"inverse":[81],"design,":[82],"leveraging":[83],"AI":[86],"advancements":[87],"optimizations.":[89],"We":[90],"also":[91],"discuss":[92],"challenges":[93],"opportunities":[95],"building":[97],"an":[98],"end-to-end":[99],"automation":[103],"framework":[104],"specification":[106]},"counts_by_year":[{"year":2026,"cited_by_count":1}],"updated_date":"2026-05-22T09:01:20.584952","created_date":"2025-11-20T00:00:00"}