{"id":"https://openalex.org/W4416429815","doi":"https://doi.org/10.1109/iccad66269.2025.11240786","title":"RIROS: A Parallel RTL Fault SImulation FRamework with TwO-Dimensional Parallelism and Unified Schedule","display_name":"RIROS: A Parallel RTL Fault SImulation FRamework with TwO-Dimensional Parallelism and Unified Schedule","publication_year":2025,"publication_date":"2025-10-26","ids":{"openalex":"https://openalex.org/W4416429815","doi":"https://doi.org/10.1109/iccad66269.2025.11240786"},"language":null,"primary_location":{"id":"doi:10.1109/iccad66269.2025.11240786","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad66269.2025.11240786","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE/ACM International Conference On Computer Aided Design (ICCAD)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5107344260","display_name":"J. F. Tang","orcid":"https://orcid.org/0009-0009-4967-3189"},"institutions":[{"id":"https://openalex.org/I19820366","display_name":"Chinese Academy of Sciences","ror":"https://ror.org/034t30j35","country_code":"CN","type":"government","lineage":["https://openalex.org/I19820366"]},{"id":"https://openalex.org/I4210090176","display_name":"Institute of Computing Technology","ror":"https://ror.org/0090r4d87","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210090176"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jiaping Tang","raw_affiliation_strings":["Institute of Computing Technology, Chinese Academy of Sciences,State Key Lab of Processors,Beijing,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Computing Technology, Chinese Academy of Sciences,State Key Lab of Processors,Beijing,China","institution_ids":["https://openalex.org/I4210090176","https://openalex.org/I19820366"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010522760","display_name":"Jianan Mu","orcid":"https://orcid.org/0000-0001-8513-0792"},"institutions":[{"id":"https://openalex.org/I19820366","display_name":"Chinese Academy of Sciences","ror":"https://ror.org/034t30j35","country_code":"CN","type":"government","lineage":["https://openalex.org/I19820366"]},{"id":"https://openalex.org/I4210090176","display_name":"Institute of Computing Technology","ror":"https://ror.org/0090r4d87","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210090176"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jianan Mu","raw_affiliation_strings":["Institute of Computing Technology, Chinese Academy of Sciences,State Key Lab of Processors,Beijing,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Computing Technology, Chinese Academy of Sciences,State Key Lab of Processors,Beijing,China","institution_ids":["https://openalex.org/I4210090176","https://openalex.org/I19820366"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5056037365","display_name":"Zizhen Liu","orcid":"https://orcid.org/0000-0002-8896-8600"},"institutions":[{"id":"https://openalex.org/I19820366","display_name":"Chinese Academy of Sciences","ror":"https://ror.org/034t30j35","country_code":"CN","type":"government","lineage":["https://openalex.org/I19820366"]},{"id":"https://openalex.org/I4210090176","display_name":"Institute of Computing Technology","ror":"https://ror.org/0090r4d87","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210090176"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zizhen Liu","raw_affiliation_strings":["Institute of Computing Technology, Chinese Academy of Sciences,State Key Lab of Processors,Beijing,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Computing Technology, Chinese Academy of Sciences,State Key Lab of Processors,Beijing,China","institution_ids":["https://openalex.org/I4210090176","https://openalex.org/I19820366"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101893953","display_name":"Yu Ge","orcid":"https://orcid.org/0000-0001-9490-3101"},"institutions":[{"id":"https://openalex.org/I19820366","display_name":"Chinese Academy of Sciences","ror":"https://ror.org/034t30j35","country_code":"CN","type":"government","lineage":["https://openalex.org/I19820366"]},{"id":"https://openalex.org/I4210090176","display_name":"Institute of Computing Technology","ror":"https://ror.org/0090r4d87","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210090176"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Ge Yu","raw_affiliation_strings":["Institute of Computing Technology, Chinese Academy of Sciences,State Key Lab of Processors,Beijing,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Computing Technology, Chinese Academy of Sciences,State Key Lab of Processors,Beijing,China","institution_ids":["https://openalex.org/I4210090176","https://openalex.org/I19820366"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Tenghui Hua","orcid":null},"institutions":[{"id":"https://openalex.org/I19820366","display_name":"Chinese Academy of Sciences","ror":"https://ror.org/034t30j35","country_code":"CN","type":"government","lineage":["https://openalex.org/I19820366"]},{"id":"https://openalex.org/I4210090176","display_name":"Institute of Computing Technology","ror":"https://ror.org/0090r4d87","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210090176"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Tenghui Hua","raw_affiliation_strings":["Institute of Computing Technology, Chinese Academy of Sciences,State Key Lab of Processors,Beijing,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Computing Technology, Chinese Academy of Sciences,State Key Lab of Processors,Beijing,China","institution_ids":["https://openalex.org/I4210090176","https://openalex.org/I19820366"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006007746","display_name":"Bin Sun","orcid":"https://orcid.org/0000-0002-5663-4294"},"institutions":[{"id":"https://openalex.org/I19820366","display_name":"Chinese Academy of Sciences","ror":"https://ror.org/034t30j35","country_code":"CN","type":"government","lineage":["https://openalex.org/I19820366"]},{"id":"https://openalex.org/I4210090176","display_name":"Institute of Computing Technology","ror":"https://ror.org/0090r4d87","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210090176"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Bin Sun","raw_affiliation_strings":["Institute of Computing Technology, Chinese Academy of Sciences,State Key Lab of Processors,Beijing,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Computing Technology, Chinese Academy of Sciences,State Key Lab of Processors,Beijing,China","institution_ids":["https://openalex.org/I4210090176","https://openalex.org/I19820366"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012749075","display_name":"Silin Liu","orcid":"https://orcid.org/0000-0001-7406-4179"},"institutions":[{"id":"https://openalex.org/I19820366","display_name":"Chinese Academy of Sciences","ror":"https://ror.org/034t30j35","country_code":"CN","type":"government","lineage":["https://openalex.org/I19820366"]},{"id":"https://openalex.org/I4210090176","display_name":"Institute of Computing Technology","ror":"https://ror.org/0090r4d87","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210090176"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Silin Liu","raw_affiliation_strings":["Institute of Computing Technology, Chinese Academy of Sciences,State Key Lab of Processors,Beijing,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Computing Technology, Chinese Academy of Sciences,State Key Lab of Processors,Beijing,China","institution_ids":["https://openalex.org/I4210090176","https://openalex.org/I19820366"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100394414","display_name":"Jing Ye","orcid":"https://orcid.org/0000-0002-8023-5090"},"institutions":[{"id":"https://openalex.org/I19820366","display_name":"Chinese Academy of Sciences","ror":"https://ror.org/034t30j35","country_code":"CN","type":"government","lineage":["https://openalex.org/I19820366"]},{"id":"https://openalex.org/I4210090176","display_name":"Institute of Computing Technology","ror":"https://ror.org/0090r4d87","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210090176"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jing Ye","raw_affiliation_strings":["Institute of Computing Technology, Chinese Academy of Sciences,State Key Lab of Processors,Beijing,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Computing Technology, Chinese Academy of Sciences,State Key Lab of Processors,Beijing,China","institution_ids":["https://openalex.org/I4210090176","https://openalex.org/I19820366"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100768288","display_name":"Huawei Li","orcid":"https://orcid.org/0000-0001-8082-4218"},"institutions":[{"id":"https://openalex.org/I19820366","display_name":"Chinese Academy of Sciences","ror":"https://ror.org/034t30j35","country_code":"CN","type":"government","lineage":["https://openalex.org/I19820366"]},{"id":"https://openalex.org/I4210090176","display_name":"Institute of Computing Technology","ror":"https://ror.org/0090r4d87","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210090176"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Huawei Li","raw_affiliation_strings":["Institute of Computing Technology, Chinese Academy of Sciences,State Key Lab of Processors,Beijing,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Computing Technology, Chinese Academy of Sciences,State Key Lab of Processors,Beijing,China","institution_ids":["https://openalex.org/I4210090176","https://openalex.org/I19820366"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":9,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.30204798,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"9"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.4447999894618988,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.4447999894618988,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.2168000042438507,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.09870000183582306,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.5303999781608582},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.5268999934196472},{"id":"https://openalex.org/keywords/task-parallelism","display_name":"Task parallelism","score":0.5016999840736389},{"id":"https://openalex.org/keywords/fault","display_name":"Fault (geology)","score":0.4828999936580658},{"id":"https://openalex.org/keywords/fault-simulator","display_name":"Fault Simulator","score":0.4772000014781952},{"id":"https://openalex.org/keywords/stuck-at-fault","display_name":"Stuck-at fault","score":0.46399998664855957},{"id":"https://openalex.org/keywords/fault-model","display_name":"Fault model","score":0.4542999863624573},{"id":"https://openalex.org/keywords/parallelism","display_name":"Parallelism (grammar)","score":0.4169999957084656},{"id":"https://openalex.org/keywords/task","display_name":"Task (project management)","score":0.41200000047683716}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7885000109672546},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6664000153541565},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.5303999781608582},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.5268999934196472},{"id":"https://openalex.org/C42992933","wikidata":"https://www.wikidata.org/wiki/Q691169","display_name":"Task parallelism","level":3,"score":0.5016999840736389},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.4828999936580658},{"id":"https://openalex.org/C2776365744","wikidata":"https://www.wikidata.org/wiki/Q5438149","display_name":"Fault Simulator","level":5,"score":0.4772000014781952},{"id":"https://openalex.org/C13625343","wikidata":"https://www.wikidata.org/wiki/Q7627418","display_name":"Stuck-at fault","level":4,"score":0.46399998664855957},{"id":"https://openalex.org/C167391956","wikidata":"https://www.wikidata.org/wiki/Q1401211","display_name":"Fault model","level":3,"score":0.4542999863624573},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4253999888896942},{"id":"https://openalex.org/C2781172179","wikidata":"https://www.wikidata.org/wiki/Q853109","display_name":"Parallelism (grammar)","level":2,"score":0.4169999957084656},{"id":"https://openalex.org/C2780451532","wikidata":"https://www.wikidata.org/wiki/Q759676","display_name":"Task (project management)","level":2,"score":0.41200000047683716},{"id":"https://openalex.org/C68387754","wikidata":"https://www.wikidata.org/wiki/Q7271585","display_name":"Schedule","level":2,"score":0.39640000462532043},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.3880999982357025},{"id":"https://openalex.org/C63540848","wikidata":"https://www.wikidata.org/wiki/Q3140932","display_name":"Fault tolerance","level":2,"score":0.3776000142097473},{"id":"https://openalex.org/C2775928411","wikidata":"https://www.wikidata.org/wiki/Q2041312","display_name":"Fault injection","level":3,"score":0.37689998745918274},{"id":"https://openalex.org/C64859876","wikidata":"https://www.wikidata.org/wiki/Q173673","display_name":"Logic simulation","level":3,"score":0.36980000138282776},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.3659000098705292},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.349700003862381},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.3418000042438507},{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.3287000060081482},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.3255999982357025},{"id":"https://openalex.org/C2776834041","wikidata":"https://www.wikidata.org/wiki/Q25346349","display_name":"Execution model","level":2,"score":0.3059000074863434},{"id":"https://openalex.org/C159023740","wikidata":"https://www.wikidata.org/wiki/Q623276","display_name":"Deadlock","level":2,"score":0.298799991607666},{"id":"https://openalex.org/C106515295","wikidata":"https://www.wikidata.org/wiki/Q26806595","display_name":"Parallel processing","level":2,"score":0.29420000314712524},{"id":"https://openalex.org/C50712370","wikidata":"https://www.wikidata.org/wiki/Q4269346","display_name":"Software fault tolerance","level":3,"score":0.28049999475479126},{"id":"https://openalex.org/C2984822820","wikidata":"https://www.wikidata.org/wiki/Q1123036","display_name":"Processor scheduling","level":3,"score":0.2727999985218048},{"id":"https://openalex.org/C175154964","wikidata":"https://www.wikidata.org/wiki/Q380077","display_name":"Task analysis","level":3,"score":0.2671999931335449},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.263700008392334},{"id":"https://openalex.org/C95203288","wikidata":"https://www.wikidata.org/wiki/Q221682","display_name":"Semaphore","level":2,"score":0.2538999915122986},{"id":"https://openalex.org/C61483411","wikidata":"https://www.wikidata.org/wiki/Q3124522","display_name":"Data parallelism","level":3,"score":0.25110000371932983}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccad66269.2025.11240786","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad66269.2025.11240786","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE/ACM International Conference On Computer Aided Design (ICCAD)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"},{"id":"https://openalex.org/F4320321133","display_name":"Chinese Academy of Sciences","ror":"https://ror.org/034t30j35"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W2110404100","https://openalex.org/W2132280722","https://openalex.org/W2135577965","https://openalex.org/W2164364774","https://openalex.org/W2770975515","https://openalex.org/W3092265192","https://openalex.org/W3188917597","https://openalex.org/W3212403328","https://openalex.org/W4230968699","https://openalex.org/W4235799760","https://openalex.org/W4312335373","https://openalex.org/W4312356560","https://openalex.org/W4320067872","https://openalex.org/W4327911467","https://openalex.org/W4386709682","https://openalex.org/W4391623931","https://openalex.org/W4408902634","https://openalex.org/W4410582972"],"related_works":[],"abstract_inverted_index":{"With":[0],"the":[1,14,18,40,45,67,170,181,188,235],"rapid":[2],"development":[3],"of":[4,17,34,59,70,101,112,193,229],"safety-critical":[5],"applications":[6],"such":[7,93],"as":[8,94],"autonomous":[9],"driving":[10],"and":[11,74,105,128,150,195,231,240],"embodied":[12],"intelligence,":[13],"functional":[15,27],"safety":[16,28],"corresponding":[19],"electronic":[20],"chips":[21],"becomes":[22],"more":[23],"critical.":[24],"Ensuring":[25],"chip":[26,55],"requires":[29],"performing":[30],"a":[31,143,203,216,226,241],"large":[32],"number":[33,123],"time-consuming":[35],"RTL":[36,60,82,115,157,199,218,237],"fault":[37,61,71,76,83,102,116,158,219,238],"simulations":[38],"during":[39],"design":[41],"phase,":[42],"significantly":[43],"increasing":[44],"verification":[46],"cycle.":[47],"To":[48],"meet":[49],"time-to-market":[50],"demands":[51],"while":[52,174],"ensuring":[53],"thorough":[54],"verification,":[56],"parallel":[57,91,145,217],"acceleration":[58],"simulation":[62,84,200,220,239],"is":[63,166,177],"necessary.":[64],"Due":[65],"to":[66,153,168,179,234],"dynamic":[68],"nature":[69],"propagation":[72,77,103],"paths":[73,104],"varying":[75],"capabilities,":[78],"task":[79,106],"loads":[80],"in":[81,114,122,126,135,156,198],"are":[85,120,131],"highly":[86],"imbalanced,":[87],"making":[88],"traditional":[89,189],"single-dimension":[90],"methods,":[92],"structural-level":[95,149],"parallelism,":[96],"ineffective.":[97],"Through":[98],"an":[99],"analysis":[100],"loads,":[107],"we":[108,141,185,214],"identify":[109],"two":[110],"types":[111],"tasks":[113,118,129],"simulation:":[117],"that":[119,130,147],"few":[121],"but":[124,133],"high":[125],"load,":[127],"numerous":[132,171],"low":[134],"load.":[136],"Based":[137],"on":[138],"this":[139],"insight,":[140],"propose":[142],"two-dimensional":[144],"approach":[146],"combines":[148],"fault-level":[151,175],"parallelism":[152,161,176],"minimize":[154],"bubbles":[155],"simulation.":[159],"Structural-level":[160],"combining":[162],"with":[163],"work-stealing":[164],"mechanism":[165],"used":[167],"handle":[169],"low-load":[172],"tasks,":[173],"applied":[178],"split":[180],"high-load":[182],"tasks.":[183],"Besides,":[184],"deviate":[186],"from":[187],"serial":[190],"execution":[191],"model":[192],"computation":[194],"global":[196],"synchronization":[197,206],"by":[201],"proposing":[202],"unified":[204],"computation/global":[205],"scheduling":[207],"approach,":[208],"which":[209],"further":[210],"eliminates":[211],"bubbles.":[212],"Finally,":[213],"implemented":[215],"framework,":[221],"RIROS.":[222],"Experimental":[223],"results":[224],"show":[225],"performance":[227],"improvement":[228],"7.0\u00d7":[230],"11.0\u00d7":[232],"compared":[233],"state-of-the-art":[236],"commercial":[242],"tool.":[243]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-11-20T00:00:00"}