{"id":"https://openalex.org/W4416429790","doi":"https://doi.org/10.1109/iccad66269.2025.11240771","title":"VeriOpt: PPA-Aware High-Quality Verilog Generation via Multi-Role LLMs","display_name":"VeriOpt: PPA-Aware High-Quality Verilog Generation via Multi-Role LLMs","publication_year":2025,"publication_date":"2025-10-26","ids":{"openalex":"https://openalex.org/W4416429790","doi":"https://doi.org/10.1109/iccad66269.2025.11240771"},"language":null,"primary_location":{"id":"doi:10.1109/iccad66269.2025.11240771","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad66269.2025.11240771","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE/ACM International Conference On Computer Aided Design (ICCAD)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5116500241","display_name":"Kimia Tasnia","orcid":null},"institutions":[{"id":"https://openalex.org/I106165777","display_name":"University of Central Florida","ror":"https://ror.org/036nfer12","country_code":"US","type":"education","lineage":["https://openalex.org/I106165777"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Kimia Tasnia","raw_affiliation_strings":["University of Central Florida,Department of ECE"],"affiliations":[{"raw_affiliation_string":"University of Central Florida,Department of ECE","institution_ids":["https://openalex.org/I106165777"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023349079","display_name":"Alexander Garc\u00eda","orcid":"https://orcid.org/0000-0003-1238-2539"},"institutions":[{"id":"https://openalex.org/I106165777","display_name":"University of Central Florida","ror":"https://ror.org/036nfer12","country_code":"US","type":"education","lineage":["https://openalex.org/I106165777"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Alexander Garcia","raw_affiliation_strings":["University of Central Florida,Department of ECE"],"affiliations":[{"raw_affiliation_string":"University of Central Florida,Department of ECE","institution_ids":["https://openalex.org/I106165777"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5120415903","display_name":"Tasnuva Farheen","orcid":null},"institutions":[{"id":"https://openalex.org/I143804889","display_name":"Loughborough University","ror":"https://ror.org/04vg4w365","country_code":"GB","type":"education","lineage":["https://openalex.org/I143804889"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Tasnuva Farheen","raw_affiliation_strings":["Lousiana State University,Department of CSE"],"affiliations":[{"raw_affiliation_string":"Lousiana State University,Department of CSE","institution_ids":["https://openalex.org/I143804889"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5089960356","display_name":"M. Sazadur Rahman","orcid":"https://orcid.org/0000-0002-1045-9785"},"institutions":[{"id":"https://openalex.org/I106165777","display_name":"University of Central Florida","ror":"https://ror.org/036nfer12","country_code":"US","type":"education","lineage":["https://openalex.org/I106165777"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sazadur Rahman","raw_affiliation_strings":["University of Central Florida,Department of ECE"],"affiliations":[{"raw_affiliation_string":"University of Central Florida,Department of ECE","institution_ids":["https://openalex.org/I106165777"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5116500241"],"corresponding_institution_ids":["https://openalex.org/I106165777"],"apc_list":null,"apc_paid":null,"fwci":5.1011,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.95856794,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":95,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"9"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.738099992275238,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.738099992275238,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.08630000054836273,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.024900000542402267,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.7555999755859375},{"id":"https://openalex.org/keywords/correctness","display_name":"Correctness","score":0.6496000289916992},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.5174999833106995},{"id":"https://openalex.org/keywords/code","display_name":"Code (set theory)","score":0.4154999852180481},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.3806000053882599},{"id":"https://openalex.org/keywords/bridge","display_name":"Bridge (graph theory)","score":0.3596999943256378},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.3549000024795532},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.349700003862381}],"concepts":[{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.7555999755859375},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7226999998092651},{"id":"https://openalex.org/C55439883","wikidata":"https://www.wikidata.org/wiki/Q360812","display_name":"Correctness","level":2,"score":0.6496000289916992},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.5174999833106995},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.44200000166893005},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4399000108242035},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.4154999852180481},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.3806000053882599},{"id":"https://openalex.org/C100776233","wikidata":"https://www.wikidata.org/wiki/Q2532492","display_name":"Bridge (graph theory)","level":2,"score":0.3596999943256378},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.3549000024795532},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.349700003862381},{"id":"https://openalex.org/C133162039","wikidata":"https://www.wikidata.org/wiki/Q1061077","display_name":"Code generation","level":3,"score":0.33899998664855957},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.3172999918460846},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.31290000677108765},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.30630001425743103},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.2955000102519989},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.29109999537467957},{"id":"https://openalex.org/C12725497","wikidata":"https://www.wikidata.org/wiki/Q810247","display_name":"Baseline (sea)","level":2,"score":0.2637999951839447},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.2606000006198883},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.2603999972343445},{"id":"https://openalex.org/C2778348673","wikidata":"https://www.wikidata.org/wiki/Q739302","display_name":"Production (economics)","level":2,"score":0.2538999915122986}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccad66269.2025.11240771","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad66269.2025.11240771","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE/ACM International Conference On Computer Aided Design (ICCAD)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W1498734356","https://openalex.org/W2087656024","https://openalex.org/W2203862213","https://openalex.org/W4379115941","https://openalex.org/W4391681217","https://openalex.org/W4392972103","https://openalex.org/W4393145520","https://openalex.org/W4400083375","https://openalex.org/W4402940010","https://openalex.org/W4403023622","https://openalex.org/W4403024064","https://openalex.org/W4403024086","https://openalex.org/W4404103219","https://openalex.org/W4404134046","https://openalex.org/W4407212618","https://openalex.org/W4408028112","https://openalex.org/W4408151633","https://openalex.org/W4408164106","https://openalex.org/W4409282486","https://openalex.org/W4409282805","https://openalex.org/W4409369309","https://openalex.org/W4410582555","https://openalex.org/W4410887369","https://openalex.org/W4411713566","https://openalex.org/W4413156531","https://openalex.org/W4414459098"],"related_works":[],"abstract_inverted_index":{"The":[0],"rapid":[1],"adoption":[2,165],"of":[3],"large":[4],"language":[5],"models":[6],"(LLMs)":[7],"in":[8,109,113,118,139,166],"hardware":[9,148],"design":[10,69,149],"has":[11],"primarily":[12],"focused":[13],"on":[14],"generating":[15],"functionally":[16],"correct":[17],"Verilog":[18],"code,":[19],"overlooking":[20],"critical":[21,153],"Power-Performance-Area":[22],"(PPA)":[23],"metrics":[24],"essential":[25],"for":[26,162],"industrial-grade":[27],"designs.":[28],"To":[29],"bridge":[30],"this":[31],"gap,":[32],"we":[33],"propose":[34],"VeriOpt,":[35],"a":[36],"novel":[37],"framework":[38],"that":[39],"leverages":[40],"role-based":[41],"prompting":[42,78],"and":[43,115,157],"PPA-aware":[44],"optimization":[45],"to":[46,49,66,106,122],"enable":[47],"LLMs":[48],"produce":[50],"high-quality,":[51],"synthesizable":[52],"Verilog.":[53],"VeriOpt":[54,93],"structures":[55],"LLM":[56,164],"interactions":[57],"into":[58,76],"specialized":[59],"roles":[60],"(e.g.,":[61,84],"Planner,":[62],"Programmer,":[63],"Reviewer,":[64],"Evaluator)":[65],"emulate":[67],"human":[68],"workflows,":[70],"while":[71],"integrating":[72],"PPA":[73,90],"constraints":[74],"directly":[75],"the":[77,132,145,152,160],"pipeline.":[79],"By":[80],"combining":[81],"multi-modal":[82],"feedback":[83],"synthesis":[85],"reports,":[86],"timing":[87,119],"diagrams)":[88],"with":[89],"aware":[91],"prompting,":[92],"achieves":[94,135],"PPA-efficient":[95],"code":[96],"generation":[97],"without":[98],"sacrificing":[99],"functional":[100],"correctness.":[101],"Experimental":[102],"results":[103],"demonstrate":[104],"up":[105],"88%":[107],"reduction":[108,112],"power,":[110],"76%":[111],"area":[114],"73%":[116],"improvement":[117],"closure":[120],"compared":[121],"baseline":[123],"LLM-generated":[124],"RTL,":[125],"validated":[126],"using":[127],"industry-standard":[128],"EDA":[129],"tools.":[130],"At":[131],"same":[133],"time":[134],"86%":[136],"success":[137],"rate":[138],"functionality":[140],"evaluation.":[141],"Our":[142],"work":[143],"advances":[144],"state-of-the-art":[146],"AI-driven":[147],"by":[150],"addressing":[151],"gap":[154],"between":[155],"correctness":[156],"quality,":[158],"paving":[159],"way":[161],"reliable":[163],"production":[167],"workflows.":[168]},"counts_by_year":[{"year":2025,"cited_by_count":2}],"updated_date":"2026-03-07T16:01:11.037858","created_date":"2025-11-20T00:00:00"}