{"id":"https://openalex.org/W4416429686","doi":"https://doi.org/10.1109/iccad66269.2025.11240768","title":"P2P-Chiplet: Partition and Placement Co-Optimization for Multi-Chiplet Architecture","display_name":"P2P-Chiplet: Partition and Placement Co-Optimization for Multi-Chiplet Architecture","publication_year":2025,"publication_date":"2025-10-26","ids":{"openalex":"https://openalex.org/W4416429686","doi":"https://doi.org/10.1109/iccad66269.2025.11240768"},"language":null,"primary_location":{"id":"doi:10.1109/iccad66269.2025.11240768","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad66269.2025.11240768","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE/ACM International Conference On Computer Aided Design (ICCAD)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5007638089","display_name":"Qidie Wu","orcid":"https://orcid.org/0000-0002-0870-3937"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Qidie Wu","raw_affiliation_strings":["Tsinghua University,School of Integrated Circuits, BNRist,Beijing,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tsinghua University,School of Integrated Circuits, BNRist,Beijing,China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5022808670","display_name":"Jiangyuan Gu","orcid":"https://orcid.org/0000-0003-1190-7524"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jiangyuan Gu","raw_affiliation_strings":["Tsinghua University,School of Integrated Circuits, BNRist,Beijing,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tsinghua University,School of Integrated Circuits, BNRist,Beijing,China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Xuguang Yuan","orcid":null},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xuguang Yuan","raw_affiliation_strings":["Tsinghua University,School of Integrated Circuits, BNRist,Beijing,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tsinghua University,School of Integrated Circuits, BNRist,Beijing,China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032344424","display_name":"Shaojun Wei","orcid":null},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Shaojun Wei","raw_affiliation_strings":["Tsinghua University,School of Integrated Circuits, BNRist,Beijing,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tsinghua University,School of Integrated Circuits, BNRist,Beijing,China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5054524841","display_name":"Shouyi Yin","orcid":"https://orcid.org/0000-0003-2309-572X"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Shouyi Yin","raw_affiliation_strings":["Tsinghua University,School of Integrated Circuits, BNRist,Beijing,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tsinghua University,School of Integrated Circuits, BNRist,Beijing,China","institution_ids":["https://openalex.org/I99065089"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I99065089"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"9"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9074000120162964,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9074000120162964,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.06800000369548798,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.006899999920278788,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/partition","display_name":"Partition (number theory)","score":0.8073999881744385},{"id":"https://openalex.org/keywords/consistency","display_name":"Consistency (knowledge bases)","score":0.47929999232292175},{"id":"https://openalex.org/keywords/dependency","display_name":"Dependency (UML)","score":0.47850000858306885},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4318000078201294},{"id":"https://openalex.org/keywords/forcing","display_name":"Forcing (mathematics)","score":0.41839998960494995},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.35040000081062317},{"id":"https://openalex.org/keywords/optimization-problem","display_name":"Optimization problem","score":0.31940001249313354}],"concepts":[{"id":"https://openalex.org/C42812","wikidata":"https://www.wikidata.org/wiki/Q1082910","display_name":"Partition (number theory)","level":2,"score":0.8073999881744385},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6506999731063843},{"id":"https://openalex.org/C2776436953","wikidata":"https://www.wikidata.org/wiki/Q5163215","display_name":"Consistency (knowledge bases)","level":2,"score":0.47929999232292175},{"id":"https://openalex.org/C19768560","wikidata":"https://www.wikidata.org/wiki/Q320727","display_name":"Dependency (UML)","level":2,"score":0.47850000858306885},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4318000078201294},{"id":"https://openalex.org/C197115733","wikidata":"https://www.wikidata.org/wiki/Q1003136","display_name":"Forcing (mathematics)","level":2,"score":0.41839998960494995},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.3723999857902527},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.3671000003814697},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.35040000081062317},{"id":"https://openalex.org/C137836250","wikidata":"https://www.wikidata.org/wiki/Q984063","display_name":"Optimization problem","level":2,"score":0.31940001249313354},{"id":"https://openalex.org/C147764199","wikidata":"https://www.wikidata.org/wiki/Q6865248","display_name":"Minification","level":2,"score":0.3084999918937683},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3046000003814697},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.3028999865055084},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.29750001430511475},{"id":"https://openalex.org/C41045048","wikidata":"https://www.wikidata.org/wiki/Q202843","display_name":"Linear programming","level":2,"score":0.29260000586509705},{"id":"https://openalex.org/C179799912","wikidata":"https://www.wikidata.org/wiki/Q205084","display_name":"Computational complexity theory","level":2,"score":0.2921999990940094},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.2651999890804291},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.26429998874664307},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.2551000118255615},{"id":"https://openalex.org/C34972735","wikidata":"https://www.wikidata.org/wiki/Q2920267","display_name":"Engineering design process","level":2,"score":0.2549000084400177},{"id":"https://openalex.org/C311688","wikidata":"https://www.wikidata.org/wiki/Q2393193","display_name":"Time complexity","level":2,"score":0.2533999979496002}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccad66269.2025.11240768","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad66269.2025.11240768","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE/ACM International Conference On Computer Aided Design (ICCAD)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320322769","display_name":"Natural Science Foundation of Jiangsu Province","ror":"https://ror.org/01h0zpd94"},{"id":"https://openalex.org/F4320337504","display_name":"Research and Development","ror":"https://ror.org/027s68j25"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":32,"referenced_works":["https://openalex.org/W1702702848","https://openalex.org/W2100740271","https://openalex.org/W2109826730","https://openalex.org/W2111081435","https://openalex.org/W2113513143","https://openalex.org/W2781453246","https://openalex.org/W2795172435","https://openalex.org/W2949207837","https://openalex.org/W2965759193","https://openalex.org/W2966350814","https://openalex.org/W3003453067","https://openalex.org/W3013062889","https://openalex.org/W3084147765","https://openalex.org/W3092226368","https://openalex.org/W3134495297","https://openalex.org/W3166510811","https://openalex.org/W3183394489","https://openalex.org/W3188178661","https://openalex.org/W4200622472","https://openalex.org/W4246336807","https://openalex.org/W4280498518","https://openalex.org/W4280633094","https://openalex.org/W4293023438","https://openalex.org/W4296209134","https://openalex.org/W4353031955","https://openalex.org/W4386763434","https://openalex.org/W4386764109","https://openalex.org/W4390356852","https://openalex.org/W4392746215","https://openalex.org/W4393140919","https://openalex.org/W4393141046","https://openalex.org/W4408183448"],"related_works":[],"abstract_inverted_index":{"The":[0,48],"rising":[1],"cost":[2,28],"and":[3,42,62,144,160,172],"complexity":[4],"of":[5,50,59],"cutting-edge":[6],"process":[7],"nodes":[8],"have":[9],"impeded":[10],"large":[11,37],"monolithic":[12],"System-on-Chip":[13],"to":[14,21,69,91,140,168],"follow":[15],"Moore\u2019s":[16],"Law,":[17],"forcing":[18],"chip":[19],"designers":[20],"embrace":[22],"Multi-Chiplet":[23],"architectures.":[24],"Multi-chiplet":[25],"designs":[26],"achieve":[27],"reduction":[29],"while":[30,197],"maintaining":[31],"near-monolithic":[32],"performance":[33,195],"by":[34,75],"disaggregating":[35],"a":[36,123],"die":[38],"into":[39,156],"smaller":[40],"chiplets":[41],"integrating":[43],"them":[44],"through":[45],"advanced":[46],"packaging.":[47],"payback":[49],"this":[51,119],"Disaggregation-Integration":[52],"paradigm":[53],"critically":[54],"depends":[55],"on":[56],"the":[57,71,150],"efficacy":[58],"chiplet":[60,185],"Partition":[61],"Placement":[63],"framework.":[64],"However,":[65],"existing":[66,184],"frameworks":[67],"fail":[68],"harness":[70],"potential":[72,194],"merits":[73],"offered":[74],"Partition-Placement":[76,101,124],"Co-Optimization.":[77],"Serving":[78],"as":[79,136],"an":[80,99,115,131,161],"input":[81],"provider":[82],"for":[83,127],"placement,":[84],"partition":[85,109,143],"phase":[86],"typically":[87],"adjusts":[88],"block-to-die":[89],"assignments":[90],"guide":[92],"subsequent":[93],"placement.":[94],"This":[95],"sequential":[96,151],"dependency":[97],"implies":[98],"inherent":[100],"(P2P)":[102],"Inconsistency":[103],"problem:":[104],"solutions":[105],"optimal":[106],"solely":[107],"in":[108],"or":[110],"placement":[111,146],"may":[112],"finally":[113],"cause":[114],"inferior":[116],"solution.":[117],"Hence,":[118],"paper":[120],"proposes":[121],"P2P-Chiplet,":[122],"Co-Optimization":[125],"framework":[126],"multi-chiplet":[128],"designs.":[129],"Firstly,":[130],"optimized":[132],"ACG":[133],"structure,":[134],"named":[135],"HeteroACG,":[137],"is":[138,154,166],"introduced":[139],"aggregate":[141],"topological":[142],"physical":[145],"optimization":[147,164],"spaces.":[148],"Then,":[149],"partition-placement":[152,186],"flow":[153],"decomposed":[155],"interleaved":[157],"fine-grained":[158],"epochs":[159],"alternating":[162],"progressive":[163],"strategy":[165],"employed":[167],"preserve":[169],"P2P":[170,190],"Consistency":[171],"bring":[173],"better":[174],"co-optimized":[175],"solutions.":[176],"Finally,":[177],"experimental":[178],"results":[179],"show":[180],"that,":[181],"compared":[182],"with":[183],"frameworks,":[187],"our":[188],"proposed":[189],"Chiplet":[191],"notably":[192],"mitigates":[193],"bottlenecks":[196],"effectively":[198],"reducing":[199],"costs":[200],"within":[201],"acceptable":[202],"overhead.":[203]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-11-20T00:00:00"}