{"id":"https://openalex.org/W7106160171","doi":"https://doi.org/10.1109/iccad66269.2025.11240758","title":"Parallel Non-Integer Multiple-Cell-Height Node Remapping","display_name":"Parallel Non-Integer Multiple-Cell-Height Node Remapping","publication_year":2025,"publication_date":"2025-10-26","ids":{"openalex":"https://openalex.org/W7106160171","doi":"https://doi.org/10.1109/iccad66269.2025.11240758"},"language":null,"primary_location":{"id":"doi:10.1109/iccad66269.2025.11240758","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad66269.2025.11240758","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE/ACM International Conference On Computer Aided Design (ICCAD)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":null,"display_name":"Zong-Han Wu","orcid":null},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Zong-Han Wu","raw_affiliation_strings":["National Taiwan University,Graduate Institute of Electronics Engineering,Taipei,Taiwan,106319"],"affiliations":[{"raw_affiliation_string":"National Taiwan University,Graduate Institute of Electronics Engineering,Taipei,Taiwan,106319","institution_ids":["https://openalex.org/I16733864"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Bo-Ying Huang","orcid":null},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Bo-Ying Huang","raw_affiliation_strings":["National Taiwan University,Graduate Institute of Electronics Engineering,Taipei,Taiwan,106319"],"affiliations":[{"raw_affiliation_string":"National Taiwan University,Graduate Institute of Electronics Engineering,Taipei,Taiwan,106319","institution_ids":["https://openalex.org/I16733864"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Yu-Chen Chen","orcid":null},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yu-Chen Chen","raw_affiliation_strings":["National Taiwan University,Department of Electrical Engineering,Taipei,Taiwan,106319"],"affiliations":[{"raw_affiliation_string":"National Taiwan University,Department of Electrical Engineering,Taipei,Taiwan,106319","institution_ids":["https://openalex.org/I16733864"]}]},{"author_position":"last","author":{"id":null,"display_name":"Yao-Wen Chang","orcid":null},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yao-Wen Chang","raw_affiliation_strings":["National Taiwan University,Graduate Institute of Electronics Engineering,Taipei,Taiwan,106319"],"affiliations":[{"raw_affiliation_string":"National Taiwan University,Graduate Institute of Electronics Engineering,Taipei,Taiwan,106319","institution_ids":["https://openalex.org/I16733864"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I16733864"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.51186961,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"9"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.5878000259399414,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.5878000259399414,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.0934000015258789,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.0885000005364418,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.7421000003814697},{"id":"https://openalex.org/keywords/node","display_name":"Node (physics)","score":0.6699000000953674},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.6513000130653381},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.6262000203132629},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5943999886512756},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.5738000273704529},{"id":"https://openalex.org/keywords/computational-complexity-theory","display_name":"Computational complexity theory","score":0.35019999742507935}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.823199987411499},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.7421000003814697},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.6699000000953674},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.6513000130653381},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.6262000203132629},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5946999788284302},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5943999886512756},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5738000273704529},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.351500004529953},{"id":"https://openalex.org/C179799912","wikidata":"https://www.wikidata.org/wiki/Q205084","display_name":"Computational complexity theory","level":2,"score":0.35019999742507935},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.34060001373291016},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.3353999853134155},{"id":"https://openalex.org/C106515295","wikidata":"https://www.wikidata.org/wiki/Q26806595","display_name":"Parallel processing","level":2,"score":0.3352999985218048},{"id":"https://openalex.org/C38349280","wikidata":"https://www.wikidata.org/wiki/Q1434290","display_name":"Flow (mathematics)","level":2,"score":0.3131999969482422},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.3005000054836273},{"id":"https://openalex.org/C120373497","wikidata":"https://www.wikidata.org/wiki/Q1087987","display_name":"Parallel algorithm","level":2,"score":0.28619998693466187},{"id":"https://openalex.org/C88468194","wikidata":"https://www.wikidata.org/wiki/Q1172416","display_name":"Data-flow analysis","level":3,"score":0.2847999930381775},{"id":"https://openalex.org/C146834321","wikidata":"https://www.wikidata.org/wiki/Q2979672","display_name":"Closure (psychology)","level":2,"score":0.28360000252723694},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.27649998664855957},{"id":"https://openalex.org/C106516650","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm design","level":2,"score":0.258899986743927}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccad66269.2025.11240758","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad66269.2025.11240758","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE/ACM International Conference On Computer Aided Design (ICCAD)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320307110","display_name":"Delta","ror":"https://ror.org/03g9c1e75"},{"id":"https://openalex.org/F4320309327","display_name":"Google","ror":"https://ror.org/00njsd438"},{"id":"https://openalex.org/F4320317160","display_name":"AnaGlobe","ror":null}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1967661769","https://openalex.org/W2054095206","https://openalex.org/W2407716185","https://openalex.org/W2535234615","https://openalex.org/W2625242388","https://openalex.org/W2738393560","https://openalex.org/W2935696819","https://openalex.org/W3091902684","https://openalex.org/W3111205547","https://openalex.org/W4200557846","https://openalex.org/W4252769808","https://openalex.org/W4317794295","https://openalex.org/W4392680685","https://openalex.org/W4393168985","https://openalex.org/W4404133739"],"related_works":[],"abstract_inverted_index":{"The":[0,19,113],"fast-growing":[1],"complexity":[2],"of":[3,32,56,102,118],"VLSI":[4],"circuits":[5],"with":[6],"non-integer":[7],"multiple-cell-height":[8],"(NIMCH)":[9],"standard":[10],"cells":[11],"poses":[12],"new":[13],"challenges":[14],"for":[15,124],"timing-aware":[16],"node":[17,52],"remapping.":[18],"existing":[20],"remapping":[21,53,88],"flow":[22,54,120],"suffers":[23],"from":[24],"significant":[25],"computational":[26],"overhead":[27],"due":[28],"to":[29,75,105],"exhaustive":[30],"enumeration":[31],"all":[33],"node-to-gate":[34],"mapping":[35],"combinations,":[36],"including":[37],"nodes":[38,74],"and":[39,65,116],"their":[40],"fanin":[41],"nodes.":[42],"To":[43],"remedy":[44],"this":[45],"inefficiency,":[46],"we":[47],"propose":[48],"a":[49,61],"novel":[50],"NIMCH":[51],"consisting":[55],"the":[57,79,87,106],"following":[58],"two":[59],"schemes:":[60],"parallel":[62,83],"longest-path-first":[63],"scheme":[64,81],"an":[66,98],"iterative":[67],"minimum-slack-first":[68],"scheme.":[69],"Both":[70],"schemes":[71],"prioritize":[72],"timing-critical":[73],"reduce":[76],"runtime.":[77],"Moreover,":[78],"first":[80],"enables":[82],"execution,":[84],"substantially":[85],"accelerating":[86],"process.":[89],"Experimental":[90],"results":[91],"show":[92],"that":[93],"our":[94,119],"proposed":[95],"method":[96],"achieves":[97],"average":[99],"runtime":[100],"speedup":[101],"5.58X":[103],"compared":[104],"state-of-the-art":[107],"approach,":[108],"while":[109],"preserving":[110],"placement":[111],"quality.":[112],"improved":[114],"efficiency":[115],"scalability":[117],"make":[121],"it":[122],"well-suited":[123],"large-scale":[125],"physical":[126],"design":[127],"applications":[128],"where":[129],"rapid":[130],"timing":[131],"closure":[132],"is":[133],"essential.":[134]},"counts_by_year":[],"updated_date":"2026-04-09T08:11:56.329763","created_date":"2025-11-20T00:00:00"}