{"id":"https://openalex.org/W4416430025","doi":"https://doi.org/10.1109/iccad66269.2025.11240750","title":"Revolution or Hype? Seeking the Limits of Large Models in Hardware Design","display_name":"Revolution or Hype? Seeking the Limits of Large Models in Hardware Design","publication_year":2025,"publication_date":"2025-10-26","ids":{"openalex":"https://openalex.org/W4416430025","doi":"https://doi.org/10.1109/iccad66269.2025.11240750"},"language":null,"primary_location":{"id":"doi:10.1109/iccad66269.2025.11240750","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad66269.2025.11240750","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE/ACM International Conference On Computer Aided Design (ICCAD)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5112440704","display_name":"Qiang Xu","orcid":"https://orcid.org/0000-0001-5600-4017"},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"HK","type":"education","lineage":["https://openalex.org/I177725633"]}],"countries":["HK"],"is_corresponding":false,"raw_author_name":"Qiang Xu","raw_affiliation_strings":["The Chinese University of Hong Kong"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The Chinese University of Hong Kong","institution_ids":["https://openalex.org/I177725633"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5082318082","display_name":"Leon Stok","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Leon Stok","raw_affiliation_strings":["IBM"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IBM","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071742136","display_name":"Rolf Drechsler","orcid":"https://orcid.org/0000-0002-9872-1740"},"institutions":[{"id":"https://openalex.org/I180437899","display_name":"University of Bremen","ror":"https://ror.org/04ers2y35","country_code":"DE","type":"education","lineage":["https://openalex.org/I180437899"]},{"id":"https://openalex.org/I4210121425","display_name":"University of the Arts Bremen","ror":"https://ror.org/02fstjp34","country_code":"DE","type":"education","lineage":["https://openalex.org/I4210121425"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Rolf Drechsler","raw_affiliation_strings":["University of Bremen,DFKI"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Bremen,DFKI","institution_ids":["https://openalex.org/I180437899","https://openalex.org/I4210121425"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100442245","display_name":"Xi Wang","orcid":"https://orcid.org/0000-0002-1998-6733"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Xi Wang","raw_affiliation_strings":["Southeast University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Southeast University","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070194930","display_name":"Grace Li Zhang","orcid":"https://orcid.org/0000-0002-8289-9288"},"institutions":[{"id":"https://openalex.org/I31512782","display_name":"Technische Universit\u00e4t Darmstadt","ror":"https://ror.org/05n911h24","country_code":"DE","type":"education","lineage":["https://openalex.org/I31512782"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Grace Li Zhang","raw_affiliation_strings":["TU Darmstadt"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TU Darmstadt","institution_ids":["https://openalex.org/I31512782"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5065370018","display_name":"Igor L. Markov","orcid":"https://orcid.org/0000-0002-3826-527X"},"institutions":[{"id":"https://openalex.org/I1335490905","display_name":"Synopsys (Switzerland)","ror":"https://ror.org/03mb54f81","country_code":"CH","type":"company","lineage":["https://openalex.org/I1335490905","https://openalex.org/I4210088951"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Igor L. Markov","raw_affiliation_strings":["Synopsys"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Synopsys","institution_ids":["https://openalex.org/I1335490905"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"9"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.33649998903274536,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.33649998903274536,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.18539999425411224,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.08950000256299973,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/framing","display_name":"Framing (construction)","score":0.5860000252723694},{"id":"https://openalex.org/keywords/complement","display_name":"Complement (music)","score":0.4794999957084656},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.47209998965263367},{"id":"https://openalex.org/keywords/automation","display_name":"Automation","score":0.4498000144958496},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.41519999504089355},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.298799991607666},{"id":"https://openalex.org/keywords/design-science","display_name":"Design science","score":0.2987000048160553}],"concepts":[{"id":"https://openalex.org/C169087156","wikidata":"https://www.wikidata.org/wiki/Q2131593","display_name":"Framing (construction)","level":2,"score":0.5860000252723694},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5824000239372253},{"id":"https://openalex.org/C112313634","wikidata":"https://www.wikidata.org/wiki/Q7886648","display_name":"Complement (music)","level":5,"score":0.4794999957084656},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.47209998965263367},{"id":"https://openalex.org/C115901376","wikidata":"https://www.wikidata.org/wiki/Q184199","display_name":"Automation","level":2,"score":0.4498000144958496},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.41519999504089355},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.3310999870300293},{"id":"https://openalex.org/C2522767166","wikidata":"https://www.wikidata.org/wiki/Q2374463","display_name":"Data science","level":1,"score":0.3012000024318695},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.298799991607666},{"id":"https://openalex.org/C2780103759","wikidata":"https://www.wikidata.org/wiki/Q5264375","display_name":"Design science","level":2,"score":0.2987000048160553},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.29510000348091125},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.2922999858856201},{"id":"https://openalex.org/C517468935","wikidata":"https://www.wikidata.org/wiki/Q2269","display_name":"Industrial Revolution","level":2,"score":0.28760001063346863},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.28299999237060547},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.27889999747276306},{"id":"https://openalex.org/C195344581","wikidata":"https://www.wikidata.org/wiki/Q2555318","display_name":"Automated reasoning","level":2,"score":0.27730000019073486},{"id":"https://openalex.org/C184596265","wikidata":"https://www.wikidata.org/wiki/Q2651576","display_name":"Model of computation","level":3,"score":0.259799987077713},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.25619998574256897},{"id":"https://openalex.org/C2164484","wikidata":"https://www.wikidata.org/wiki/Q5170150","display_name":"Core (optical fiber)","level":2,"score":0.2515999972820282}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccad66269.2025.11240750","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad66269.2025.11240750","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE/ACM International Conference On Computer Aided Design (ICCAD)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":30,"referenced_works":["https://openalex.org/W3169517138","https://openalex.org/W4293261952","https://openalex.org/W4400702366","https://openalex.org/W4401567960","https://openalex.org/W4401568701","https://openalex.org/W4402940010","https://openalex.org/W4403511190","https://openalex.org/W4404103182","https://openalex.org/W4404134046","https://openalex.org/W4405898980","https://openalex.org/W4406170795","https://openalex.org/W4407114703","https://openalex.org/W4407749900","https://openalex.org/W4408151422","https://openalex.org/W4408442146","https://openalex.org/W4409282347","https://openalex.org/W4409282429","https://openalex.org/W4409282486","https://openalex.org/W4409282805","https://openalex.org/W4409369309","https://openalex.org/W4410584101","https://openalex.org/W4411120222","https://openalex.org/W4412888608","https://openalex.org/W4413122606","https://openalex.org/W4413144312","https://openalex.org/W4413145181","https://openalex.org/W4413146841","https://openalex.org/W4413156537","https://openalex.org/W4413426069","https://openalex.org/W4414485088"],"related_works":[],"abstract_inverted_index":{"Recent":[0],"breakthroughs":[1],"in":[2,25,45,74,93],"Large":[3,8],"Language":[4],"Models":[5,10],"(LLMs)":[6],"and":[7,28,76,86,105,137],"Circuit":[9],"(LCMs)":[11],"have":[12],"sparked":[13],"excitement":[14,32],"across":[15],"the":[16,63,81,99,108],"electronic":[17],"design":[18,27],"automation":[19],"(EDA)":[20],"community,":[21],"promising":[22],"a":[23,42,49,59],"revolution":[24,44],"circuit":[26,46],"optimization.":[29],"Yet,":[30],"this":[31],"is":[33,124],"met":[34],"with":[35],"significant":[36],"skepticism:":[37],"Are":[38],"these":[39,112],"AI":[40,91],"models":[41,92,113],"genuine":[43],"design,":[47],"or":[48,117],"temporary":[50],"wave":[51],"of":[52,89,133],"inflated":[53],"expectations?":[54],"This":[55],"paper":[56,97],"serves":[57],"as":[58],"foundational":[60],"text":[61],"for":[62],"corresponding":[64],"ICCAD":[65],"2025":[66],"panel,":[67],"bringing":[68],"together":[69],"perspectives":[70],"from":[71],"leading":[72],"experts":[73],"academia":[75],"industry.":[77],"It":[78],"critically":[79],"examines":[80],"practical":[82],"capabilities,":[83],"fundamental":[84],"limitations,":[85],"future":[87],"prospects":[88],"large":[90],"hardware":[94],"design.":[95],"The":[96,122],"synthesizes":[98],"core":[100],"arguments":[101],"surrounding":[102],"reliability,":[103],"scalability,":[104],"interpretability,":[106],"framing":[107],"debate":[109],"on":[110],"whether":[111],"can":[114],"meaningfully":[115],"outperform":[116],"complement":[118],"traditional":[119],"EDA":[120],"methods.":[121],"result":[123],"an":[125],"authoritative":[126],"overview":[127],"offering":[128],"fresh":[129],"insights":[130],"into":[131],"one":[132],"today\u2019s":[134],"most":[135],"contentious":[136],"impactful":[138],"technology":[139],"trends.":[140]},"counts_by_year":[{"year":2026,"cited_by_count":2}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-11-20T00:00:00"}
