{"id":"https://openalex.org/W7106147035","doi":"https://doi.org/10.1109/iccad66269.2025.11240698","title":"ExactMap: Enhancing Delay Optimization in Parallel ASIC Technology Mapping","display_name":"ExactMap: Enhancing Delay Optimization in Parallel ASIC Technology Mapping","publication_year":2025,"publication_date":"2025-10-26","ids":{"openalex":"https://openalex.org/W7106147035","doi":"https://doi.org/10.1109/iccad66269.2025.11240698"},"language":null,"primary_location":{"id":"doi:10.1109/iccad66269.2025.11240698","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad66269.2025.11240698","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE/ACM International Conference On Computer Aided Design (ICCAD)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":null,"display_name":"Zhenxuan Xie","orcid":null},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"HK","type":"education","lineage":["https://openalex.org/I177725633"]}],"countries":["HK"],"is_corresponding":false,"raw_author_name":"Zhenxuan Xie","raw_affiliation_strings":["The Chinese University of Hong Kong,Department of Computer Science & Engineering"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The Chinese University of Hong Kong,Department of Computer Science & Engineering","institution_ids":["https://openalex.org/I177725633"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Lixin Liu","orcid":null},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"HK","type":"education","lineage":["https://openalex.org/I177725633"]}],"countries":["HK"],"is_corresponding":false,"raw_author_name":"Lixin Liu","raw_affiliation_strings":["The Chinese University of Hong Kong,Department of Computer Science & Engineering"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The Chinese University of Hong Kong,Department of Computer Science & Engineering","institution_ids":["https://openalex.org/I177725633"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Tianji Liu","orcid":null},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"HK","type":"education","lineage":["https://openalex.org/I177725633"]}],"countries":["HK"],"is_corresponding":false,"raw_author_name":"Tianji Liu","raw_affiliation_strings":["The Chinese University of Hong Kong,Department of Computer Science & Engineering"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The Chinese University of Hong Kong,Department of Computer Science & Engineering","institution_ids":["https://openalex.org/I177725633"]}]},{"author_position":"last","author":{"id":null,"display_name":"Evangeline F.Y. Young","orcid":null},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"HK","type":"education","lineage":["https://openalex.org/I177725633"]}],"countries":["HK"],"is_corresponding":false,"raw_author_name":"Evangeline F.Y. Young","raw_affiliation_strings":["The Chinese University of Hong Kong,Department of Computer Science & Engineering"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The Chinese University of Hong Kong,Department of Computer Science & Engineering","institution_ids":["https://openalex.org/I177725633"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I177725633"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.44989531,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"9"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.4593999981880188,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.4593999981880188,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.3799999952316284,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.06849999725818634,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.8238000273704529},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5745999813079834},{"id":"https://openalex.org/keywords/identification","display_name":"Identification (biology)","score":0.5583000183105469},{"id":"https://openalex.org/keywords/automation","display_name":"Automation","score":0.538100004196167},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.4345000088214874},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.4278999865055084},{"id":"https://openalex.org/keywords/delay-calculation","display_name":"Delay calculation","score":0.4205999970436096},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.4122999906539917}],"concepts":[{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.8238000273704529},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7312999963760376},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5745999813079834},{"id":"https://openalex.org/C116834253","wikidata":"https://www.wikidata.org/wiki/Q2039217","display_name":"Identification (biology)","level":2,"score":0.5583000183105469},{"id":"https://openalex.org/C115901376","wikidata":"https://www.wikidata.org/wiki/Q184199","display_name":"Automation","level":2,"score":0.538100004196167},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.4345000088214874},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.4278999865055084},{"id":"https://openalex.org/C174086752","wikidata":"https://www.wikidata.org/wiki/Q5253471","display_name":"Delay calculation","level":3,"score":0.4205999970436096},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.4122999906539917},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.40700000524520874},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.3984000086784363},{"id":"https://openalex.org/C81917197","wikidata":"https://www.wikidata.org/wiki/Q628760","display_name":"Selection (genetic algorithm)","level":2,"score":0.38960000872612},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.38519999384880066},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.3837999999523163},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3765000104904175},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.37630000710487366},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.36980000138282776},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3662000000476837},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3409000039100647},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.33000001311302185},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.32190001010894775},{"id":"https://openalex.org/C2780980858","wikidata":"https://www.wikidata.org/wiki/Q110022","display_name":"Dual (grammatical number)","level":2,"score":0.3142000138759613},{"id":"https://openalex.org/C152623178","wikidata":"https://www.wikidata.org/wiki/Q436417","display_name":"Network delay","level":3,"score":0.2896000146865845},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.2833000123500824},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.27459999918937683},{"id":"https://openalex.org/C21457203","wikidata":"https://www.wikidata.org/wiki/Q4056293","display_name":"Process automation system","level":3,"score":0.26750001311302185},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.2637999951839447},{"id":"https://openalex.org/C187455244","wikidata":"https://www.wikidata.org/wiki/Q942353","display_name":"Boolean function","level":2,"score":0.25290000438690186}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccad66269.2025.11240698","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad66269.2025.11240698","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE/ACM International Conference On Computer Aided Design (ICCAD)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.5020214319229126}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W1528837436","https://openalex.org/W2007701500","https://openalex.org/W2112173236","https://openalex.org/W2150787480","https://openalex.org/W2346205343","https://openalex.org/W2427843410","https://openalex.org/W3212743974","https://openalex.org/W4239323126","https://openalex.org/W4293023239","https://openalex.org/W4293024130","https://openalex.org/W4312759470","https://openalex.org/W4386764462","https://openalex.org/W4386764873","https://openalex.org/W4389166745","https://openalex.org/W4390097745","https://openalex.org/W4393141084","https://openalex.org/W4400646779","https://openalex.org/W4402401809","https://openalex.org/W4404133655","https://openalex.org/W4405936061","https://openalex.org/W4408151479","https://openalex.org/W4409282527","https://openalex.org/W4409285546","https://openalex.org/W4409306210"],"related_works":[],"abstract_inverted_index":{"ASIC":[0,71],"technology":[1,72,129],"mapping":[2,5,54],"consists":[3],"of":[4,49,78,86,93,160],"a":[6,17,20,90,102,119,157],"technology-independent":[7],"Boolean":[8],"network":[9],"into":[10],"an":[11,70],"equivalent":[12],"circuit":[13],"utilizing":[14],"cells":[15,51,95],"from":[16],"specified":[18],"library,":[19],"process":[21],"that":[22,74,132],"is":[23],"vital":[24],"in":[25,33,38,57,140],"electronic":[26],"design":[27],"automation":[28],"(EDA).":[29],"However,":[30],"existing":[31],"algorithms":[32],"the":[34,46,50,53,84,148],"literature":[35],"are":[36,116],"sequential":[37],"nature":[39],"and":[40,62,89,108],"often":[41],"neglect":[42],"to":[43,110,147],"account":[44],"for":[45,96,106],"actual":[47,63],"delay":[48,107,141],"during":[52],"process,":[55],"resulting":[56],"significant":[58,158],"discrepancy":[59],"between":[60],"estimated":[61],"delay.":[64],"In":[65],"this":[66],"paper,":[67],"we":[68,100],"propose":[69],"mapper":[73],"considers":[75],"load":[76],"information":[77],"intermediate":[79],"solutions.":[80],"This":[81],"approach":[82,155],"enables":[83],"identification":[85],"critical":[87],"nodes":[88],"better":[91],"selection":[92],"delay-oriented":[94],"those":[97],"nodes.":[98],"Furthermore,":[99],"introduce":[101],"dual":[103],"recovery":[104],"method":[105,134],"area":[109,144],"enhance":[111],"performance.":[112],"Finally,":[113],"these":[114],"innovations":[115],"integrated":[117],"within":[118],"configuration-level":[120],"parallelism":[121],"framework":[122],"on":[123,127,136],"GPU.":[124],"Experimental":[125],"results":[126],"different":[128],"libraries":[130],"demonstrate":[131],"our":[133,154],"achieves":[135],"average":[137],"32%":[138],"reduction":[139],"with":[142],"3%":[143],"penalty":[145],"compared":[146],"public":[149],"synthesis":[150],"tool":[151],"ABC.":[152],"Additionally,":[153],"provides":[156],"speedup":[159],"65.33\u00d7.":[161]},"counts_by_year":[],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-11-20T00:00:00"}